

## CANADIAN THESES ON MICROFICHE

I.S.B.N.

## THESES CANADIENNES SUR MICROFICHE



National Library of Canada  
Collections Development Branch

Canadian Theses on  
Microfiche Service

Ottawa, Canada  
K1A 0N4

Bibliothèque nationale du Canada  
Direction du développement des collections

Service des thèses canadiennes  
sur microfiche

### NOTICE

The quality of this microfiche is heavily dependent upon the quality of the original thesis submitted for microfilming. Every effort has been made to ensure the highest quality of reproduction possible.

If pages are missing, contact the university which granted the degree.

Some pages may have indistinct print especially if the original pages were typed with a poor typewriter ribbon or if the university sent us a poor photocopy.

Previously copyrighted materials (journal articles, published tests, etc.) are not filmed.

Reproduction in full or in part of this film is governed by the Canadian Copyright Act, R.S.C. 1970, c. C-30. Please read the authorization forms which accompany this thesis.

THIS DISSERTATION  
HAS BEEN MICROFILMED  
EXACTLY AS RECEIVED

### AVIS

La qualité de cette microfiche dépend grandement de la qualité de la thèse soumise au microfilmage. Nous avons tout fait pour assurer une qualité supérieure de reproduction.

S'il manque des pages, veuillez communiquer avec l'université qui a conféré le grade.

La qualité d'impression de certaines pages peut laisser à désirer, surtout si les pages originales ont été dactylographiées à l'aide d'un ruban usé ou si l'université nous a fait parvenir une photocopie de mauvaise qualité.

Les documents qui font déjà l'objet d'un droit d'auteur (articles de revue, examens publiés, etc.) ne sont pas microfilmés.

La reproduction, même partielle, de ce microfilm est soumise à la Loi canadienne sur le droit d'auteur, SRC 1970, c. C-30. Veuillez prendre connaissance des formules d'autorisation qui accompagnent cette thèse.

LA THÈSE A ÉTÉ  
MICROFILMÉE TELLE QUE  
NOUS L'AVONS REÇUE

SONAR SIGNAL SIMULATOR USING SDK-85 MICROCOMPUTER

by

Suk L. Chiu

A thesis  
presented to the School of Graduate Studies and Research  
of the University of Ottawa  
in partial fulfillment of the  
requirements for the degree of  
Master of Applied Science  
in  
Electrical Engineering

OTTAWA, Canada, 1982

© Suk L. Chiu, OTTAWA, Canada, 1983.

I hereby declare that I am the sole author of this thesis.

I authorize University of Ottawa to lend this thesis to other institutions or individuals for the purpose of scholarly research.

Suk L. Chiu

I further authorize University of Ottawa to reproduce this thesis by photocopying or by other means, in total or in part, at the request of other institutions or individuals for the purpose of scholarly research.

Suk L. Chiu

University of Ottawa requires the signatures of all persons using or photocopying this thesis. Please sign below; and give address and date.

## ABSTRACT

A sonar signal simulator, based on the application of the SDK-85 microcomputer, has been developed to work as a training and test device with the current AN/SQS 505 Sonar System. It is entirely self contained. Development work consisted of both the programme and hardware development of the total package.

This thesis deals with a unified approach for the design and development. The mathematical principle for deriving the signal generation algorithm is presented. The software development includes a computational part for the generation of a target return signal. A control part is also included for input/output and timing control of the signal generation. Hardware design to interface the computer to the sonar system is also presented. A complete configuration is included.

## ACKNOWLEDGEMENTS

The author wishes to express his gratitude to his thesis supervisor, Professor Willem Steenaart for his encouragement and guidance throughout this work.

Special thanks are also due to Dr Daniel Dubois for his work on the general problem analysis, Dr Mariusz Barski for his development of a major part of the program, and to Mohammed Master and Rowle Scott for their part in the design and construction of the hardware and in the overall system design and testing.

The financial assistance from the Department of Electrical Engineering of the University of Ottawa, and the Department of National Defense, is gratefully acknowledged.

## CONTENTS

ABSTRACT . . . . .	iv
ACKNOWLEDGEMENTS . . . . .	v

<u>Chapter</u>	<u>page</u>
I. INTRODUCTION . . . . .	1
General . . . . .	1
Problem Statement . . . . .	3
Outline of Thesis . . . . .	6
II. MATHEMATICAL DERIVATION OF SIGNAL GENERATION ALGORITHM : . . . . .	9
Introduction . . . . .	9
Formulation of Simulation Algorithm . . . . .	10
Assumptions . . . . .	10
Reflection Time and Receive Time . . . . .	13
Range . . . . .	16
Doppler Effect . . . . .	17
Sector . . . . .	21
Half-Beam Delays . . . . .	23
Amplitude of the Return Signal . . . . .	25
Limitations . . . . .	28
III. SOFTWARE DESIGN . . . . .	31
Introduction . . . . .	31
Computational Part for Signal Generation in Fortran . . . . .	32
Fortran Subroutines . . . . .	32
Generation of Input Numbers to the Hardware . . . . .	35
Sector Numbers . . . . .	36
Time Delay Dividing Numbers . . . . .	37
Frequency Dividing Number . . . . .	39
Amplitude Numbers . . . . .	40
Flowchart . . . . .	40
Input/Output and Control Parts in 8085 Assembly Language . . . . .	42
Programme Organization for Data Input/Output and Control . . . . .	43
Repetition Time of Synchronization Pulses, REPTIM . . . . .	48
Set Timer, SETTIM . . . . .	49

Error Messages . . . . .	50
Amplitude of Return Signal, AMP . . . . .	51
Interrupts . . . . .	53
Output, ECHO . . . . .	56
IV.    HARDWARE DESIGN . . . . .	58
Introduction . . . . .	58
Clock Circuit . . . . .	61
Implementation of 10 Megahertz Frequency . . . . .	64
Implementation of the Time Delays . . . . .	66
Implementation of the Return Signal Frequency . . . . .	70
Multiplying Digital-to-Analog Converter (MDAC) and Multiplexing Circuit . . . . .	74
Implementation of the Multiplying Digital-to- Analog Converter (MDAC) . . . . .	75
Implementation of the Multiplexing Circuit . . . . .	79
Implementation of Synchronization Pulses . . . . .	82
V.    CONCLUSIONS . . . . .	83
<u>Appendix</u>	<u>page</u>
A.    OVERALL SCHEMATIC DIAGRAMS . . . . .	85
B.    HARDWARE INTERCONNECTIONS . . . . .	89
C.    LIST OF PARTS . . . . .	99
D.    OPERATION INSTRUCTIONS . . . . .	102
E.    COMPUTER PROGRAMMES . . . . .	105
REFERENCES . . . . .	131



## LIST OF FIGURES

<u>Figure</u>	<u>page</u>
1. Interface between the Simulator and the Sonar Receiver . . . . .	8
2. Target Position relative to the Receiver . . . . .	12
3. Frequency Modification for Moving Transmitter . . . . .	17
4. Frequency Modification for Moving Receiver . . . . .	18
5. Diagram for Doppler Effect . . . . .	20
6. Number Description of Transducer Staves . . . . .	22
7. One Particular Sector for Half-Beam Delay . . . . .	24
8. Diagram for the Amplitude of Return Signal . . . . .	26
9. Delay from Synchronization Pulse to Output . . . . .	35
10. Absolute Delays of Half Beams . . . . .	38
11. Flowchart of Subroutine COMP2 . . . . .	41
12. Flowchart of the Structure of data Input/Output and Timing Control (Sheet 1 of 2) . . . . .	46
13. Flowchart of the Structure of data Input/Output and Timing Control (Sheet 2 of 2) . . . . .	47
14. Repetition Time of Synchronization Pulses . . . . .	49
15. Configurations Explaining the Setting of Counts . . . . .	50
16. Envelope Shape of Injected Signal . . . . .	52
17. Timing Control of TSYNC and Timer Interrupts . . . . .	55
18. Port Assignments for Output Data . . . . .	57
19. Block Diagram of Hardware Design . . . . .	60
20. Block Diagram of the Clock Circuit . . . . .	63

21.	Implementation of the 10 MHz Frequency Source . . . .	65
22.	Timing Diagram for the 10 MHz Frequency Source . . . .	65
23.	Implementation of the Time Delay of the Left Half Beam of the Even Sector . . . . .	68
24.	Timing Diagram for the Time Delay . . . . .	69
25.	Implementation of the Return Signal Frequency . . . .	72
26.	Timing Diagram for the Return Signal Frequency . . . .	73
27.	Block Diagram of Multiplying Digital-to-Analog Converter and Multiplexing Circuit . . . . .	74
28.	Implementation of the Multiplying Digital-to-Analog Converter (MDAC) . . . . .	77
29.	Implementation of the Injected Signal into the Sonar System . . . . .	78
30.	Block Diagram of the Multiplexing Circuit . . . . .	80
31.	Implementation of the Multiplexing Circuit . . . . .	81
32.	Implementation of Synchronization Pulses . . . . .	82
33.	Schematic Diagram of Clock Circuit (Sheet 1 of 2) . . . .	86
34.	Schematic Diagram of Clock Circuit (Sheet 2 of 2) . . . .	87
35.	Schematic Diagram of Multiplying D/A Converter and Multiplexing Circuit . . . . .	88
36.	IC Chips Layout (Sheet 1 of 3) . . . . .	91
37.	IC Chips Layout (Sheet 2 of 3) . . . . .	92
38.	IC Chips Layout (Sheet 3 of 3) . . . . .	93
39.	Interconnections between the Ribbon Cables and the Boards (Sheet 1 of 2) . . . . .	94
40.	Interconnections between the Ribbon Cables and the Boards (Sheet 2 of 2) . . . . .	95
41.	Interconnections between the Boards (Sheet 1 of 2) . . . .	96
42.	Interconnections between the Boards (Sheet 2 of 2) . . . .	97
43.	Front View of the Sonar Signal Simulator Package . . . .	98

Chapter I  
INTRODUCTION

1.1 GENERAL

In order to provide training opportunities for sonar receiver operators and to evaluate receiver performance in the absence of actual sonar targets for active sonar systems, a sonar return signal simulator can be designed that will fulfill these requirements. It is the objective of this thesis to complete such a design, which is self contained, and is designed for one particular sonar system, the AN/SQS 505 system. The principles outlined in this design could however easily be adapted to supply simulated responses to other sonar receivers. A search of professional literature has not produced references to earlier work on sonar signal simulators. The work reported here is thus entirely the development of the author in conjunction with the members of the research team on this project as indicated in the acknowledgements.

The problem is to supply signal inputs to the sonar system, which simulate the actual return signals and which correspond to the assumed target vessel position, velocity and direction with respect to the position, velocity and direc-

tion of the receiver. The range  $R$  and angle  $\theta$  of this relative position are computed at regular time intervals, corresponding to the periodic signal transmission from the transducer. The return signal parameters include also the doppler frequency shift and the normalized amplitude. The doppler frequency shift is derived from the velocity and direction of the target with respect to the receiver. The normalized return signal amplitude relates to the actual visible size of the target, and to the amplitude gain of the target which depends on the target position with respect to the center of the beam. The amplitude envelope is also chosen to simulate the multipath effect. The sectors on the transducer are numbered in a clockwise direction, each of width  $10^\circ$ . Therefore, there are altogether thirty-six transducer sectors. A response may occur in a combination of two adjacent sectors of the receiving transducer, due to the angular position of the target. Also the time delay between the right and left half beams of an excited sector, represents the phase difference between the two half beam signals due to the target location deviating from the center of the main beam. The indication on the display screen in the sonar system is to show the distance between the target and the receiver, doppler frequency shift, angular position and the size of the target.

The computer programmes written assume the initial velocity, distance and the angular position of the target with

respect to the receiver. An Intel SDK-85 microcomputer is used to generate, according to these input parameters, the return signal in synchronization with the transmitted pulses. The role of the microcomputer will be further discussed in the next section. Control signals are also generated by the computer for the proper timing to generate the return signal. In order to interface this signal with the sonar system, hardware is used to convert the digital output data from the computer into analog signals. In addition, multiplexer circuits are built to select the appropriate circuits of the sonar system to represent the angular position of the target, corresponding to the sector of the receiving transducer.

## 1.2 PROBLEM STATEMENT

The specifications are provided to develop a sonar simulator for one particular sonar system, the AN/SQS 505 system. However, the principles can be generalized to supply simulated responses to other sonar receivers.

The following data were used as basic parameters, creating a prototype system that can simulate one single target in a range from 800 yards to 32000 yards. The target should appear in one beam and in one adjacent beam. According to the assumptions of the initial orientation between the target and the receiver, the simulated return signal is comput-

ed. The doppler frequency shift of the return signal should have a resolution of 100 nanoseconds. The return frequency is the 7.2 kilohertz transmitted frequency modified by the doppler effect. The receiving transducer consists of thirty-six sectors to identify the possible target positions within  $10^\circ$  beams. Also, each sector contains right and left half beam signals. Therefore, the simulator should provide seventy-two possible outputs to be connected to the sonar system, four of which are active only at any given time.

The thesis consists of three parts - derivation of the algorithm, the software design and hardware design. An algorithm is developed, and programmed to have the microcomputer provide the digital data to be translated into return target signals to the sonar system.

The SDK-85 microcomputer was chosen for its sufficient applications for this particular design. The initial data for the algorithm can be entered into the computer via the keyboard by accessing the keyboard interrupt. The computer has to be synchronized by the transmitted pulses from the sonar system. The computer provides a feature to compute the period of these pulses by hardwiring these signals from the sonar system to the Serial Input Data of the CPU ( Central Processor Unit ) of the computer. Also, the computer can be programmed to provide a start pulse through the Serial Output Data to the hardware. There are also two other inter-

rupts which can be hardwired to the CPU. They are the synchronization pulses and the timer interrupts. Furthermore, all the signals are TTL (Transistor Transistor Logic) compatible.

The software consists of two parts - a computational part and a timing control part. For personal preference and simplicity, the computational part is programmed in Fortran to calculate the data for the target return signal. The timing control part is programmed in 8085 Assembly Language. It controls the input/output data flow and it also generates the control timing interrupt signals for the occurrence of the return signals. The entire programmes are stored into the Erasable Programmable Read Only Memories (EPROM's) by means of EPROM programmer which is available in the University of Ottawa.

The hardware serves as an interface between the computer and the sonar system. It is designed to interpret the digital data from the computer to create the analog signals. The clock circuit, which is an entirely novel development, receives the digital data representing the frequency and the left half beam time delays. In synchronization with the transmitted pulses, the clock circuit generates the clock output signals representing the frequency of the return signals. These output signals are in turn used to clock the amplitude data through the Digital-to-Analog (D/A) converters

into one or two of the thirty-six sectors of the sonar receiver.

The overall system is shown in Figure 1. The injection points for the analog signals into the sonar system are in the Preformed Beam (PFB) cards of the sonar system. There are thirty-six PFB cards to identify the thirty-six target sectors in  $10^\circ$  beams.

### 1.3 OUTLINE OF THESIS

In this thesis, the conceptual development of the sonar signal simulator is presented. This development is based on the application of the Intel SDK-85 microcomputer. The thesis consists of three parts - the development of the algorithm, the program development for the SDK-85 microcomputer and the hardware design necessary to change the digital computer outputs into the signal format required for interconnections to the sonar receiver.

In chapter two, the initial assumptions concerning the target and the receiver are stated. The algorithm to generate the target return signals is derived mathematically. This algorithm provides a target return signal represented by the normalized amplitude modified by the amplitude envelope chosen, and the doppler shifted return frequency. The two adjacent transducer sectors excited and the time delay between the right and left half beams of the return signal



in each sector are also computed to indicate the correct location of the target.

In chapter three, the software is presented using Fortran and 8085 Assembly Languages. The computational part in Fortran is to compute the parameters representing the target return signal. The parameter data are computed to be compatible with the hardware. The control part, in 8085 Assembly Language, is formulated to provide proper timing for the occurrence of the return target signal. The input/output routines for the computer are also presented.

In chapter four, the hardware is presented to interface between the SDK-85 microcomputer and the sonar system. The design consists of three parts - the clock circuit, the Digital-to-Analog conversions and the multiplexer circuit. An account of the hardware development is given, which contains novel concepts. Finally, the interconnections between the SDK-85 microcomputer, the D/A converters, the clock circuit and the multiplexer outputs are given. This completes the overall design.

In chapter five, conclusions are given and a discussion of the results is presented.




Figure 1: Interface between the Simulator and AN/SQS 505 Receiver

## Chapter II

### MATHEMATICAL DERIVATION OF SIGNAL GENERATION ALGORITHM

#### 2.1 INTRODUCTION

The mathematical algorithm for the return target signals is generated after assumption of the initial position, velocity and direction of the target with respect to the receiver. Based on these input parameters, the signal parameters, required to represent the return target signal, are derived. They are the normalized amplitude, a selected amplitude envelope, and the return frequency in Hertz. In the following sections, a detailed derivation is given to compute the time of occurrence of the return target signal. This time of occurrence has to be taken relative to the transmitted pulses. In addition, the algorithm has to provide the sector in which the target is located, and the half beam delay in seconds corresponding to the phase difference between the right and left half beams of a particular sector. The algorithm is programmed to generate all the above output data (see chapter III), which are to be converted to analog form. Therefore the computer output data have to match the hardware design.

## 2.2 FORMULATION OF SIMULATION ALGORITHM

To analyse the problem of supplying test signal inputs for the sonar system, the required output parameters are calculated according to the assumed initial relative position and the relative motion of the target to the receiver.

### 2.2.1 Assumptions

Several assumptions are made:

(1) The coordinate system is chosen in such a way that the origin is the initial position ( $t=0$ ) of the receiver, and the x-axis is the direction of motion of the receiver.

(2) Straight line motions are assumed for the target and the receiver.

(3) Constant speeds are also assumed for the target and the receiver.

(4) An initial position of the target relative to the receiver is assumed.

The diagram for one particular orientation between the target and the receiver is shown in Figure 2. The algorithm to be derived will be general for all possible orientations. Refer to Figure 2,

$t_1$  = time when the pulse is transmitted (seconds),

$t_2$  = time when the pulse is reflected (seconds),

$t_3$  = time when the pulse is received (seconds),

$$0 < t_1 < t_2 < t_3$$




Figure 2: Target Position Relative to the Receiver

### 2.2.2 Reflection Time and Receive Time

Referring to Figure 2, the x and y components of the velocity of target are

$$V_{t_x} = V_t \cos \alpha \quad (1)$$

and

$$V_{t_y} = V_t \sin \alpha \quad (2)$$

where  $V_t$  is the velocity of target in yds/sec

$V_{t_x}$  is the velocity of target in x-axis in yds/sec

$V_{t_y}$  is the velocity of target in y-axis in yds/sec

$\alpha$  is the angle in radians between the target path and the x-axis.

At  $t = t_1$ , the receiver position is

$$x_{r_1} = V_r t_1 \quad (3)$$

At  $t = t_2$ , the target position is

$$x_{t_2} = x_{t_0} + V_{t_x} t_2 \quad (4)$$

$$y_{t_2} = y_{t_0} + V_{t_y} t_2 \quad (5)$$

The distance traveled by the transmitted wave is

$$\begin{aligned}
 (t_2 - t_1) V_s &= \sqrt{(x_{t_2} - x_{r_1})^2 + y_{t_2}^2} \\
 &= \sqrt{(x_{t_0} + v_{t_x} t_2 - v_r t_1)^2 + (y_{t_0} + v_{t_y} t_2)^2}
 \end{aligned} \tag{6}$$

where  $V_s$  is the velocity of sound (yds/sec) in water.

Squaring both sides, we obtain

$$\begin{aligned}
 (t_2^2 + t_1^2 - 2t_1 t_2) V_s^2 &= x_{t_0}^2 + v_{t_x}^2 t_2^2 + v_r^2 t_1^2 + 2 x_{t_0} v_{t_x} t_2 \\
 &\quad - 2 x_{t_0} v_r t_1 - 2 v_{t_x} v_r t_1 t_2 \\
 &\quad + y_{t_0}^2 + v_{t_y}^2 t_2^2 + 2 y_{t_0} v_{t_y} t_2
 \end{aligned} \tag{7}$$

Rearranging the terms, we have

$$\begin{aligned}
 t_2^2 (v_{t_x}^2 + v_{t_y}^2 - v_s^2) + t_2 (2 x_{t_0} v_{t_x} + 2 y_{t_0} v_{t_y} \\
 - 2 v_{t_x} v_r t_1 + 2 t_1 v_s^2) + (x_{t_0}^2 + y_{t_0}^2 + v_r^2 t_1^2 \\
 - 2 x_{t_0} v_r t_1 - t_1^2 v_s^2) = 0
 \end{aligned} \tag{8}$$

$t_2$  is therefore solved by

$$t_2 = \frac{-b \pm \sqrt{b^2 - 4ac}}{2a} \tag{9}$$



where

$$a = v_{t_x}^2 + v_{t_y}^2 - v_s^2 \quad (10)$$

$$b = 2 x_{t_0} v_{t_x} + 2 y_{t_0} v_{t_y} - 2 v_{t_x} x_{r_1} + 2 t_1 v_s^2 \quad (11)$$

$$c = x_{t_0}^2 + y_{t_0}^2 + x_{r_1}^2 - 2 x_{t_0} x_{r_1} - t_1^2 v_s^2 \quad (12)$$

Thus  $t_2$ , the reflection time, is known and  $x_{r_1}$ ,  $x_{t_2}$  and  $y_{t_2}$  are known also. At  $t = t_3$ , the receiver position is

$$x_{r_3} = v_r t_3 \quad (13)$$

The distance traveled by the reflected wave is

$$\begin{aligned} (t_3 - t_2) v_s &= \sqrt{(x_{r_3} - x_{t_2})^2 + y_{t_2}^2} \\ &= \sqrt{(v_r t_3 - x_{t_2})^2 + y_{t_2}^2} \end{aligned} \quad (14)$$

Squaring both sides, we obtain

$$(t_3^2 + t_2^2 - 2 t_2 t_3) v_s^2 = v_r^2 t_3^2 + x_{t_2}^2 - 2 v_r t_3 x_{t_2} + y_{t_2}^2 \quad (15)$$

Rearranging the terms, we have

$$t_3^2 (v_r^2 - v_s^2) + t_3 (2 t_2 v_s^2 - 2 v_r x_{t_2}) + (x_{t_2}^2 + y_{t_2}^2 - t_2^2 v_s^2) = 0 \quad (16)$$

$t_3$  is solved by

$$t_3 = \frac{-b \pm \sqrt{b^2 - 4ac}}{2a} \quad (17)$$

where

$$a = v_r^2 - v_s^2 \quad (18)$$

$$b = 2 t_2 v_s^2 - 2 v_r x_{t_2} \quad (19)$$

$$c = x_{t_2}^2 + y_{t_2}^2 - t_2^2 v_s^2 \quad (20)$$

Thus  $t_3$ , the receive time, is known.

### 2.2.3 Range

The range between the target and the receiver can be computed as

$$\text{RANGE} = \sqrt{(x_{r_3} - x_{t_2})^2 + y_{t_2}^2} \quad (21)$$

The time delay between the pulse transmitted and the signal received is determined by the range between the target and the receiver, and is computed by

$$T_{\text{range}} = t_3 - t_1 \quad (22)$$

### 2.2.4 Doppler Effect

The frequency of the pulse is modified by the speed of the moving vessel relative to the speed of sound in water [4]. The frequency of the pulse  $f$  is modified as shown in the Figure 3 and Equation (23).




Figure 3: Frequency Modification for Moving Transmitter

$$f' = f \frac{v_s}{v_s - v_1}, \quad f' > f \quad (23)$$

where  $v_1$  is the speed of the transmitter,  
 $f$  is the transmitted frequency in Hz,  
 $f'$  is the modified frequency of the wave travelling  
 in water, in Hz.

For a moving receiver, the relationship between the received frequency and the modified frequency  $f'$  is shown by

$$f'' = f' \frac{V_s - V_2}{V_s}, \quad f'' < f' \quad (24)$$

as described in Figure 4.




Figure 4: Frequency Modification for Moving Receiver

The return frequency  $f''$  is found from Equations (23) and (24). The diagram in Figure 5 shows the overall doppler effect. The parameters are defined as follows:

- $f_1$  = transmitted frequency of the pulse, in Hz
- $f_2$  = frequency of the travelling pulse (receiver to target), in Hz
- $f_3$  = frequency of the pulse received at the target, in Hz
- $f_4$  = frequency of the travelling pulse (target to receiver), in Hz

$f_5$  = frequency of the pulse received at the receiver,  
in Hz

The angles  $\theta_1$ ,  $\theta_2$ ,  $\theta_3$  and  $\theta_4$ , as defined in the figure, are easily computed by the cosine rule from the known distances a, b, c, d and e. Therefore the relationships between the frequencies are:

$$f_2 = f_1 \frac{V_s}{V_s - V_r \cos \theta_1} \quad (25)$$

$$f_3 = f_2 \frac{V_s - V_t \cos \theta_2}{V_s} \quad (26)$$

$$f_4 = f_3 \frac{V_s}{V_s - V_t \cos \theta_3} \quad (27)$$

$$f_5 = f_4 \frac{V_s - V_r \cos \theta_4}{V_s} \quad (28)$$

Then  $f_5$  rewritten as function of  $f_1$  is:

$$f_5 = f_1 \frac{(V_s - V_t \cos \theta_2) (V_s - V_r \cos \theta_4)}{(V_s - V_r \cos \theta_1) (V_s - V_t \cos \theta_3)} \quad (29)$$

The total doppler frequency shift is:

$$\Delta f = f_5 - f_1 \quad (30)$$




Figure 5: Diagram for Doppler Effect

Positive doppler frequency shift means an approaching target and negative doppler frequency shift means a receding target.

### 2.2.5 Sector

The transducer consists of thirty-six sectors to identify the possible thirty-six target positions in  $10^\circ$  beams. The sectors are numbered in a clockwise direction while looking down the vertical axis of the transducer. Stave number one is the element with its center displaced five degrees to the right of the ship's bow axis. Since the direction of the receiver is defined by the positive x-axis direction, the sector numbers are as shown in Figure 6.

$\theta_4$  is defined in Figure 5. Therefore  $\theta$ , which is defined as increasing with the sector number can be computed by

$$(a) \quad \text{if } y_{t_2} > 0, \quad \theta = 180^\circ + \theta_4 \quad (31)$$

where  $y_{t_2}$  is the y-component of the target position;

$$(b) \quad \text{if } y_{t_2} \leq 0, \quad \theta = 180^\circ - \theta_4 \quad (32)$$

Now the number of the sector in which the target lies can be computed from  $\theta$  and numbering arrangement of Figure 6. When the target is located between two beam centers, the target should appear in two beams on the display screen.




Figure 6: Number Description of Transducer Staves



### 2.2.6 Half-Beam Delays

Figure 7 shows one particular sector (not drawn to scale). Points a and b are the virtual acoustic centers of the right and left hand beams respectively and they are separated by 1.8 feet. The angle  $\gamma$  is the angle subtended by the target with respect to the center of the beam. Defining  $\Delta t$  as the relative time delay between the right and left hand beams,  $\Delta t$  can be computed from:

$$\Delta t = \frac{1.8}{V_s} \times \sin \gamma \quad (33)$$

where  $V_s$  is the velocity of sound in water, in ft/sec.

In this particular case, the left hand beam is delayed with respect to the right hand beam by  $\Delta t$  time units. As shown, the relative time delay between the right and left hand beams can be calculated from  $\gamma$ .

The relative time delay of the adjacent sector is calculated from the angle of deviation of the target, from the center of the adjacent beam, which equals  $(10^\circ - \gamma)$ .




Figure 7: One Particular Sector for Half-Beam Delay

### 2.2.7 Amplitude of the Return Signal

The amplitude of the return signal is a function of

- (a) the range between the target and the receiver,
- (b) the actual visible size of the target, and
- (c) the amplitude percentage gain of the target which depends on the target position with respect to the center of the beam. ( See table on page 27. )

However, the Automatic Gain Control (AGC) circuit, which is internal to the receiver system, limits the dynamic range necessary to simulate a target return signal. This will be further discussed in the hardware design section.

Referring to Figure 8, the power of the return signal is proportional to

$$\text{Emitted power} \times G^2(\gamma) \times \sigma(\beta, L_T, W_T) \quad (34)$$

where Emitted power is a constant,

$G$  is the amplitude percentage gain of the target appearing in the beam,

$\sigma$  is the actual visible size of the target,

$L_T$  is the length of the target,

$W_T$  is the width of the target.

The actual visible size of the target is computed by

$$\sigma(\beta, L_T, W_T) = L_T \cos \beta + W_T \sin \beta, \quad 0 \leq \beta \leq 90^\circ \quad (35)$$




Figure 8: Diagram for the Amplitude of Return Signal.

According to the transmitter book [3] any full beam has an aperture of  $10^\circ$  with a 3 db attenuation at  $\pm 5^\circ$  from the center. Therefore  $G(\gamma)$  is defined as.

$$G(\gamma) = \cos (9 \gamma) \quad (36)$$

When the target is located between two beam centers, the target should appear in two beams on the display screen using the following algorithm :

TABLE

Degree Deviation from Center of Main Beam	cos (9 $\gamma$ ) Main Beam		cos (9(10- $\gamma$ )) Adjacent Beam	
	Amplitude %	Power Attenuation (db)	Amplitude %	Power Attenuation (db)
0	100	0	0	$-\infty$
2	95	-0.43	31	-10.2
4	81	-1.84	59	- 4.61
5	71	-3.0	71	- 3.0
6	59	-4.61	81	- 1.84
8	31	-10.2	95	- 0.43
10	0	$-\infty$	100	0

Three required envelope shapes for the target signals injected into the sonar receiver are to be implemented. The design normalises the maximum calculated signal amplitude.

For a given position of the target, the amplitude (envelope) of the return signal is (by Equations (34), (35) and (36))

$$A = \sqrt{\cos^2 (9\gamma) \times \sigma} \quad (37)$$

Now  $\sigma$  is redefined as  $\cos^2 \beta + 0.1 \sin^2 \beta$ , providing that we take the width as one-tenth the length of the submarine.

### 2.3 LIMITATIONS

The sonar signal injector should simulate a single target only. Target realism is achieved by varying the simulated return frequency, amplitude envelope, and signal level. Operation is in a range limited from 800 yards to 32000 yards. A target is considered to be in no more than two adjacent beams at once to simulate smear at high levels of signal or the movement of a target from one beam to an adjacent beam.

The return amplitude signal is realized by Equation (37). The minimum amplitude of the return signal is calculated when  $\gamma = 9^\circ$  and  $\sigma = 0.1$ .

$$\begin{aligned} A_{\min} &= \sqrt{\cos^2 (9 \times 9) \times 0.1} \\ &= 0.049 \end{aligned} \quad (38)$$

Therefore the total amplitude variation is

$$\begin{aligned} \frac{A_{\max}}{A_{\min}} &= \frac{1}{0.049} \\ &= \frac{20}{1} \end{aligned} \quad (39)$$

A wordlength of four bits is considered to be sufficient to simulate this dynamic range of return amplitude to obtain an adequate display appearance.

The total range of variation of the doppler frequency shift has to be estimated for the designs of the software and hardware. The doppler frequency is maximum for radial relative movement between the target and the receiver. Positive doppler frequency implies an approaching target, while negative doppler frequency implies a receding target. Now, let us consider the case when the target and the receiver are approaching each other on the same path. Referring to Figure 5 and Equations (25) to (28) ,

$$\theta_1 = 0^\circ \quad (40a)$$

$$\theta_2 = 0^\circ \quad (40b)$$

$$\theta_3 = 180^\circ \quad (40c)$$

$$\theta_4 = 180^\circ \quad (40d)$$

**Therefore**

$$f_2 = f_1 \frac{V_s}{V_s - V_r} \quad (41a)$$

$$f_3 = f_2 \frac{V_s - V_t}{V_s} \quad (41b)$$

$$f_4 = f_3 \frac{V_s}{V_s + V_t} \quad (41c)$$

$$f_5 = f_4 \frac{V_s + V_r}{V_s} \quad (41d)$$

The maximum doppler frequency shift ( $\Delta f$ ) is computed as

$$\begin{aligned} \max \Delta f &= f_5 - f_1 \\ &= 250 \text{ Hz} \end{aligned} \quad (42)$$

Similarly, for a receding target (radial movement), the maximum doppler frequency is -250 Hz.

Zero doppler shift is encountered at the instant when the paths are perpendicular to the line joining the ship and the target.



3

Chapter III  
SOFTWARE DESIGN

3.1 INTRODUCTION

The entire software consists of the computational part, and input/output control and timing control part. The computational part generates the time delay between the synchronization pulse and the target return signal; the sector(s) that the simulated target is situated in; the time delay between the right and left half beams; the return frequency and the normalized return amplitude of the signal. The amplitude envelope is chosen to simulate the multipath effect. These output data from the computational part of the program are to be converted into analog form by the hardware. Therefore the data is computed to be compatible with the hardware design.

The other section of this chapter describes the input/output control and timing control part of the software. This part is written in 8085 Assembly Language. Initial data are typed in via the keyboard of the SDK-85 microcomputer. The input data are converted from BCD (Binary Coded Decimal) to floating point format and stored in memory, ready to be used in the computational part of the programmes. The output data

is also stored and ready to be delivered to the hardware. The system is organized to carry out all the procedures in sequence. Interrupt signals are inserted. The return signals are synchronized with the transmitted pulses. The RAM timer is programmed to provide interrupt signals for the occurrence of the return target signals. Error messages are also detected.

### 3.2 COMPUTATIONAL PART FOR SIGNAL GENERATION IN FORTRAN

The generation of the return signal has to be started by punching in the input data, converting and storing them in the floating point format in some assigned memory locations. These numbers are ready to be used as soon as the Fortran subroutines are called.

#### 3.2.1 Fortran Subroutines

The algorithm for the generation of the return target signal is programmed in Fortran Language. This programme is divided into three parts to allow convenient calculation of the next return signal after transmitting the next synchronization pulse. The three Fortran subroutines are:

SUBROUTINE RECPOL

SUBROUTINE COMP1

SUBROUTINE COMP2

RECPOL serves to convert the input data from polar to rectangular coordinates. It computes the velocity of the target and the relative range of the target.

COMPl is called immediately after the transmission of a pulse; when this event occurs, the starting reference time is set to zero. COMPl calculates the time delay of the return signal from the time of transmission. The delay corresponds to the round trips of transmission and return of the signal. This is shown in Figure 9. COMPl is designed in such a way that the timer for the delay can be set as soon as the time delay information associated with the range is available. The next call of COMPl occurs at the next transmission time. This time corresponds to a single period of the synchronization pulses.

COMP2 performs the last stage of the computations. It first checks if the range between the target and the receiver lies between 800 and 32000 yards. If it is, the computations will continue; otherwise, error messages are generated in the following manner:

```
IF (RANGE .LT. 800.) GO TO 450
```

```
IF (RANGE .GT. 32000.) GO TO 451
```

```
FLG=0
```

```
RETURN
```

```
450.  FLG=1  
      RETURN  
  
451  FLG=2  
      RETURN  
  
      END
```

The flag is set to zero if the range is within the limit. The flag is set to one if the range is less than 800 yards. The flag is set to two if the range is greater than 32000 yards. This flag will then be checked in the Assembly programme and different error messages will be generated accordingly.

The sector numbers, time delays between the right and left half beams, frequency modified by the doppler effect, and normalized amplitude are also computed to complete the programme of COMP2.




Figure 9: Delay from Synchronization Pulse to Output

### 3.2.2 Generation of Input Numbers to the Hardware

COMP2 calculates the actual realizable values of the parameters required as output signals. However, these actual values computed will not be delivered to the hardware. These values are modified to be interpreted by the hardware. Therefore, COMP2 has to translate these actual numbers to integers which can be coded into a required number of bits. Then these values can be transferred to the output ports ready to be delivered to the hardware.

### 3.2.2.1 Sector Numbers

The target should always appear in two beams on the display screen. A method has to be determined to reduce the numbers of addresses for the input sectors. A target must appear in one sector and the adjacent sector. Since the center of one beam is 10 degrees apart from the center of the adjacent beam, there are altogether 36 sectors to be excited. The method of reducing the number of addresses is based on considering the sectors as being grouped in sets of two, with even and odd sector numbers; so that an odd sector and one of its adjacent even sectors will be addressed in all cases. Thus, the two different groups of even and odd sectors have 18 different sectors each. Thus, two sets of address lines of five bits each are sufficient to address the two sets of 18 sectors ( even and odd ).

Even sector	2	4	6	8	10	...	28	30	32	34	36
-------------	---	---	---	---	----	-----	----	----	----	----	----

Computer output #	0	1	2	3	4	...	13	14	15	16	17
-------------------	---	---	---	---	---	-----	----	----	----	----	----

Odd sector	1	3	5	7	9	...	27	29	31	33	35
------------	---	---	---	---	---	-----	----	----	----	----	----

Computer output #	0	1	2	3	4	...	13	14	15	16	17
-------------------	---	---	---	---	---	-----	----	----	----	----	----

If EVSEC = even sector number

and  $ODSEC = \text{odd sector number}$ , the equations to compute these values can be implemented in the following programming form:

$$EVSEC = (EVSEC - .2)/2$$

and  $ODSEC = (ODSEC - 1)/2$

### 3.2.2.2 Time Delay Dividing Numbers

Since the target must appear in two beams and each sector excited consists of right and left half signals, there are a total of four signals to be injected into the sonar system at the half beam level for every return signal. COMP2 calculates the relative delays, used for fine tracking, between the right and left half beams both in the even and odd sectors. A method is proposed to delay the right half beams of both sectors by 30 microseconds as shown in Figure 10, so that the delays are described solely as positive numbers. The advantage of doing this is to eliminate a possible negative delay. COMP2 controls the variable left half beam delay by determining a value in the range between 0 and 75 microseconds. This produces the following effects:

- a. the appearance of the variable delayed signals 30 microseconds ahead of the fixed delay when the variable delay is set to zero microsecond;




Figure 10: Absolute Delays of Half Beams

b. the arrival of the variable delay signals 45 microseconds after the fixed delay when the variable delay is set to the maximum 75 microseconds; and

c. all values in between the above extremes in increments of 5 microseconds by adjusting the variable delay between zero and 75 microseconds with a 5 microsecond resolution.

Further computations must be made to determine the absolute delays of the left half beam signals of both even and odd sectors. Four bits are sufficient to divide down (will be described in Chapter IV 'Hardware Design') to the required frequency with a 5 microsecond resolution. If



ELDEL = delay of left half signal of even sector,

NELDEL = computer output dividing number,

OLDEL = delay of left half signal of odd sector,

NOLDEL = computer output dividing number,

the equations to compute these values can be implemented in the following programming form:

$$ELDEL = (ELDEL/5.) + 0.5$$

$$NELDEL = IFIX(ELDEL)$$

$$OLDEL = (OLDEL/5.) + 0.5$$

$$NOLDEL = IFIX(OLDEL)$$

Thus the delays can be quantized into the closest integers associated with the 16 different levels.

### 3.2.2.3 Frequency Dividing Number

The frequency of the return signal was calculated in a range of 7.2 KHz + 250 Hz. The hardware is designed in a way to divide the 10 MHz crystal ( will be discussed in Chapter IV ) down to twice the required frequency. If

FREQ = frequency of the return signal,

NFREQ = computer output dividing number,

the frequency dividing number is computed in the following form:

```
FREQ = 10000./(2.*FREQ) + 0.5  
NFREQ = IFIX(FREQ)
```

#### 3.2.2.4 Amplitude Numbers

COMP2 only computes the maximum normalizing amplitudes of the return signal in both even and odd sectors according to the algorithm derived. The points describing the amplitude envelope will be calculated in the Assembly programme.

#### 3.2.3 Flowchart

The three different Fortran subroutines complete the generation of the return signal. Once the input parameters are initialized, RECPOL is not repeated again. However, COMP1 and COMP2 are repeatedly called for every consecutive computation of the return signal. COMP2 does the rest of the computations. Figure 11 describes the mechanism of COMP2.




Figure 11: Flowchart of Subroutine COMP2

### 3.3 INPUT/OUTPUT AND CONTROL PARTS IN 8085 ASSEMBLY LANGUAGE

The input/output routines are written in Assembly Language. Parameters are typed in by the operator using the keyboard. The input data are checked for valid ranges. Parameter inputs are displayed and checked by the operator. The sequence of executions of all the subroutines has to be ordered to control the sequence of the output parameters to the hardware interface. Programmes in Fortran are properly inserted for signal generation. The interrupts control the timing of injected signals. Output data are then delivered to the output ports ready to be transferred to the hardware.

The entire system software is written in Fortran and 8085 Assembly Language. The SDK memory, however, is not sufficient for the entire compiled version of the programmes written and so additional memory chips are mounted. An additional 14K bytes of EPROM are used for the Assembly and Fortran programmes and an additional 1K bytes of RAM are used for the STACK.

One initialization is the resolution counting for the time delay which corresponds to the range between the target and the receiver. The RAM timer is to be used to count to the proper time delay for the range after the synchronization pulse. The timer uses the Central Processor Unit (CPU) clock which is 3072 KHz. This is a high clock rate and we do

not require such a high resolution. Therefore a count down has to be done, in advance, to the required frequency corresponding to a suitable resolution. Thus the BASIC timer is used to count down the CPU clock from 3072-KHz to 400 Hz which is equivalent to 2.5 msec corresponding to 2 yards resolution. Now the 400 Hz is in turn the clock frequency to count down for the appropriate delay.



### 3.3.1 Programme Organization for Data Input/Output and Control

The structure of the system is designed in such a way that after the reset entry point it executes all subroutines in sequence, computations for repetition time of synchronization pulses and signal target return, error detection, interrupt signals and data to the output ports. A flowchart for the sequence is given in Figures 12 and 13.

A character from the keyboard, either a GO or NEXT, is pressed by the operator (see Appendix D 'Operation Instructions'). GO is an indication that the same starting data should be used to run the following programme. Some procedures are skipped as indicated in the flowchart. NEXT indicates new values are to be input. DATAIN (see Appendix E) is called to get the starting data from the keyboard. After this, all seven-segment LED's are turned on until the completion of REPTIM (see Section 3.3.2) and UNITS (see Appendix E). REPTIM computes the repetition time for synchroni-

zation pulses (TSYNC) and UNITS converts the starting data to the proper units ready for the computations of the return signals. At this time, reference time is set to zero for the first transmission. The entire display is then cleared to indicate the completion of all the conversions and GO is now displayed in the data field. Data introduction has been completed, thus the keyboard interrupt has to be masked-out and TSYNC and timer interrupts (see Section 3.3.6) are unmasked. The TSYNC flag is cleared at the same time. After all the preparations have been done, COMP1 is called to start the computations. The time corresponding to the range traveled back and forth is available at this moment, therefore the timer is set (see Section 3.3.3) to simulate this time traveled. This timer does not start to count until the TSYNC interrupt comes. The interrupt system is now enabled. COMP2 is then called to complete the computations. Error messages (see Section 3.3.4) are displayed if either the range is less than 800 yards or greater than 32000 yards. The error flag is checked. ERR 2 displayed indicates that the target is too close, while ERR 3 displayed indicates that the target is too far. Either one will cause the system to stop. If the error flag is zero, it means the range falls in its valid limitation. AMP (see Section 3.3.5) is therefore called. It computes, according to the envelope chosen, the points describing the amplitude envelope and stores all of these in the consecutive memory locations. The interrupt

enable flag is now checked to see if the interrupts are enabled. If yes, the system has to wait until the TSYNC interrupt comes. If no, the interrupt system is again enabled and wait for the timer interrupt to come. If it happens that the TSYNC interrupt comes without the timer interrupt, error message (ERR 1) will be displayed to indicate that the TSYNC period is too short. This will also cause the system to stop. If everything comes in order, the system will go back to the computation of COMPl and repeat the same procedures again for the next return of the target signal. As will be mentioned in Section 3.3.6, the TSYNC interrupt will start the timer and the timer interrupt will stop the timer and produce a start pulse to the hardware interface. It also transfers all the data to the output ports (see Section 3.3.7) and finally resets the TSYNC flag.






Figure 12: Flowchart of the Structure of Data Input/Output and Timing Control (Sheet 1 of 2)






Figure 13: Flowchart of the Structure of Data Input/Output and Timing Control (Sheet 2 of 2)

### 3.3.2 Repetition Time of Synchronization Pulses, REPTIM

One of the subroutines which is called for is REPTIM. It computes the repetition time of the synchronization pulses presented to the SID (Serial Input Data) at the CPU. The pulses are provided from the sonar receiver and serve two purposes, one for the subroutine REPTIM and the other to provide interrupt signals for synchronization.

REPTIM checks whether a pulse has occurred. If not, it waits until a pulse arrives. It then continues to count milliseconds starting from the rising edge of the pulse until the next pulse arrives. Figure 14 describes this. The total number of milliseconds is then converted to floating point format and again divided by 1000 to get TSYNC in seconds resulting in an accuracy of one millisecond. The number is now stored in memory and is one of the parameters ready to be used for computations.

TSYNC = Repetition Time of  
Synchronization Pulses




Figure 14: Repetition Time of Synchronization Pulses

### 3.3.3 Set Timer, SETTIM

As soon as COMPl is completed, the information concerning the transmission time and the corresponding time of the return signal is available. Hence the timer can be set to count the time which simulates the distance traveled between the target and receiver. The EXPANSION RAM timer is therefore used to count this time. It has a clock frequency of 400 Hz. Figure 15 shows two configurations that count for N seconds. Therefore the actual time computed for the range has to be multiplied by 400 to count with the 400 Hz clock. This multiplied number is then converted from floating point to integer in order to set the timer. The single square wave mode [9] is also set to provide the necessary interrupt signal when the terminal count is reached.




Figure 15: Configurations Explaining the Setting of Counts

#### 3.3.4 Error Messages

Error messages have to be displayed as required. There are three error messages, named ERR 1, ERR 2 and ERR 3. For any one of them, ERR is displayed in the address field and either 1, 2 or 3 is displayed in the data field. The explanations of the error messages are:

ERR 1 - repetition time of TSYNC too short

ERR 2 - target too close, less than 800 yards

ERR 3 - target too far, greater than 32000 yards

### 3.3.5 Amplitude of Return Signal, AMP

Computations in COMP2 normalize the maximum calculated amplitude of the signal. Then the normalized signal is modulated by a wave envelope shape that is selected from computer memory by the operator. Since the duration of a transmitted pulse is 40 milliseconds, the envelope shape has a time span more than 40 milliseconds to account for the spreading effect. Three possible envelope shapes for the target signals are given in Figure 16. Five-milliseconds step size is used to generate the envelope shapes. AMP determines which envelope is chosen, and computes and stores all the points describing the envelope in consecutive memory locations. Since the maximum time span is 80 milliseconds in waveform 2, seventeen memory locations are therefore reserved for storage. If the entire memory is not going to be occupied as in waveforms 1 and 3, the remaining locations are set to zero.

Four bits are sufficient for the dynamic range of the signal amplitude. The normalized amplitude is translated to the maximum amplitude of the envelope of a particular waveform. The subroutine AMP does this by multiplying the amplitude with 15 and the resulting number is rounded off to the closest one of the sixteen levels. Consecutive points on the envelope are then stored and ready to be transferred to the output ports every five milliseconds.




Figure 16: Envelope Shape of Injected Signal

### 3.3.6 Interrupts

There are three interrupt routines used - RST 5.5 which is dedicated to keyboard interrupt, RST 6.5 which is used for the TSYNC interrupt, and RST 7.5 which is used for the timer interrupt. The RST 5.5, RST 6.5, and RST 7.5 hardware interrupts are different in function in that they are maskable through the use of the SIM (Set Interrupt Masks) instruction, which enables or disables these interrupts by clearing or setting corresponding mask flags based on data in the accumulator. The status of the interrupt mask previously set may be read by performing a RIM (Read Interrupt Masks) instruction.

The input interrupt routine (ININT) is entered when the RDKBD routine is waiting for a character and the user has pressed a key on the keyboard. ININT stores the input character in the input buffer and returns control to the RDKBD routine.

Figure 17 describes the timing control of the TSYNC (SYNINT) and timer interrupts (TIMINT). After COMPl is finished, the timer is set and interrupts are enabled. The TSYNC interrupt can occur anytime after this. SYNINT starts the timer and takes care of the order of the interrupt sequence. It checks the TSYNC flag. If the flag is not cleared, ERR 1 is generated, which means that the repetition time of synchronization pulses is too short. This is because

two TSYNC interrupts come in consecutively without an intervening timer interrupt. If the flag was found to be cleared, ERR 1 would not be created, and the interrupts are in the right sequence. Finally, the TSYNC flag is set by SYNINT.

After the completion of COMP2, interrupts are enabled to allow the timer interrupt to occur. The wait time is found to be longer than the runtime of COMP2 in all circumstances. Therefore the timer interrupt must occur after the completion of COMP2. TIMINT stops the timer and generates a start pulse to the hardware. ECHO is then called to load all the output parameters to the output ports. The start pulse is now reset and the TSYNC flag is also cleared. The system will then go to the computations of COMP1 again.






Figure 17: Timing Control of TSYNC and Timer Interrupts

### 3.3.7 Output, ECHO

ECHO transfers all available output data stored in the memory to the output ports. The port assignments are shown in Figure 18. ECHO has to account for the fact that NELDEL and EVAMP are transferred to the high order bits, and NOLDEL and ODAMP are transferred to the low order bits of the respective ports. The consecutive points, representing the envelope, are to be transferred to the output ports every five milliseconds until the last value has been transferred.

FRQP -  
EXPANSION RAM  
PORT A #29



NFREQ

EVSP -  
BASIC RAM  
PORT C #23



EVSEC


DELP -  
BASIC RAM  
PORT A #21



NELDEL

NOLDEL

ODSP -  
EXPANSION RAM  
PORT C #2B



ODSEC

AMPP -  
BASIC RAM  
PORT B #22



EVAMP

ODAMP

Figure 18: Port Assignments for Output Data

## Chapter IV HARDWARE DESIGN

### 4.1 INTRODUCTION

Referring to Chapter III 'Software Design', the digital outputs generated by the computer are the even sector number, odd sector number, even sector amplitude, odd sector amplitude, frequency of return signal, even left sector delay, odd left sector delay and a start pulse. A start pulse has to be initiated before the delivery of the above digital data to the hardware.


To provide analog signal inputs to the sonar system, the hardware is required to generate a signal, the frequency of which is the transmitted frequency modified by the doppler shift. (Refer to Sections 2.2.4 and 3.2.2.3.) This signal should appear on two adjacent sectors to indicate the correct position of the target. (Refer to Sections 2.2.5 and 3.2.2.1.) For the fine tracking in the sonar system, two signals, representing the right and left half beams for each sector, account for the phase difference in the half beams. (Refer to Sections 2.2.6 and 3.2.2.2.) The amplitudes of each of the signals are determined by the calculated normalized values and by the AGC (Automatic Gain Control) feedback.

from the sonar system. (Refer to Sections 2.2.7, 3.2.2.4 and 3.3.8.)

The overall design is shown in block diagram form in Figure 19. The number of bits has been defined for every output parameter of the software. The right and left half beams of a sector are addressed by the same number since they are in the same sector. As the sectors are grouped in sets of two, there are four groups of eighteen half beams. Thus, for the main and adjacent sectors excited, there are altogether four 18-output multiplexing circuits. Two of these indicate the right and left half beams of an even sector, and the other two indicate those of an odd sector.


The digital data representing the amplitude envelope is clocked into the multiplying D/A converters by a number of frequency signals coming out of the clock circuit. Only three clocks are required because the right half beam of each sector is taken as a reference delay of 30 microseconds and the other two left half beams are clocked at the required times corresponding to the computed delays. Both half beams in a particular sector have the same amplitude. For the clock circuit, the frequency input data is used to count the 10 MHz down to the required doppler shifted frequency. The signal outputs of this frequency are delayed to account for the relative delay between right and left half beams. The input data for the left beam delays of both sectors are set to give the computed delay times.

Even Sector  
Address



Odd Sector  
Address

Odd Sector  
Amplitude



AGC





Figure 19: Block Diagram of Hardware Design

#### 4.2 CLOCK CIRCUIT

To the clock circuit the digital input data representing frequency; even left sector delay and odd left sector delay are applied. The start pulse initiates the simulation of the return signal; in other words, it starts the generation of the output frequency signals of the clock circuit. The block diagram of the clock circuit is shown in Figure 20.

The resolution required to display the correct doppler frequency is approximately 100 nanoseconds. Subsequently, a 10 megahertz crystal is needed in the clock circuit. The digital frequency data from the computer is calculated to generate the signal return frequency modified by the doppler shift. The hardware is designed in a way that this digital data is used to count the 10 megahertz crystal down to the required return frequency of the signal. This frequency is the same for all right and left half beams, but the signal representing this frequency should be delayed appropriately to generate different frequency signals representing the right and left half beams. The clock circuit uses the synchronous digital counters [12]. The frequency data obtained from the computer is the same for all counters (COUNTER 1, COUNTER 2 and COUNTER 3).

The phase difference of the right and left half beams is represented by the relative time delay of the two half beams. The signal representing the frequency is therefore

delayed to generate two signals of the same frequency to account for the relative time delay of the two beams. A constant 30 microseconds delay is determined for the time delay of both the right half beams. This is done to avoid a possible negative time delay. Thus, variable time delays of the left half beams are adjusted to indicate the relative time delays between the right and left half beams. Now the other digital counters (COUNTER 4, COUNTER 5 and COUNTER 6) are responsible to generate these time delays. The 10 megahertz crystal is also designed to be the clock for these digital counters. Taking the right half beam as an example, the counters (COUNTER 4) are preset to provide a 30 microseconds count from the 10 megahertz clock. All the counters (COUNTER 1 and COUNTER 4) associated with the right half beam have to be interconnected to provide the proper timing of the output signal of the frequency. Line 'a' indicates the enable line from COUNTER 4 to COUNTER 1 after a 30 microseconds delay is created. The counters for the other frequency outputs are similarly connected. Instead, the counters receive the variable time delay digital data of the two left half beams from the computer. The individual parts of the clock circuit will be further explained in the following sections.





#### 4.2.1 Implementation of 10 Megahertz Frequency

The '10 MHz Crystal' in Figure 20 is to generate a 10 megahertz frequency in synchronization with the enable pulse from the computer. This enable pulse is the start signal to simulate the return signal.

The implementation is shown in Figure 21. The IC 74624 is a voltage-controlled oscillator, to which the 10 megahertz crystal is clamped. Pin 6 is the output providing a 10 megahertz frequency and pin 8 is the complementary output. The 10 megahertz is the clock frequency of the flip-flop 7474 which is used to synchronize the frequency with the 'Enable Pulse'. Figure 22 shows the timing diagram. The 'Enable Pulse' can appear at any time instant from the computer. The outputs now go to the other circuits to generate the frequency and the time delays.




Figure 21: Implementation of the 10 MHz Frequency Source




Figure 22: Timing Diagram for the 10 MHz Frequency Source

#### 4.2.2 Implementation of the Time Delays

As was mentioned in Section 3.2.2.3, the delays can appear anywhere between 0 and 75 microseconds, with a 5 microseconds resolution. The block 'COUNTER 5' in Figure 20 is taken as an example, since 'COUNTER 4' is just a particular case with a constant 30 microseconds delay, and 'COUNTER 6' is an equivalent block with different input data.

The implementation to obtain a particular time delay is shown in Figure 23. The digital data generated from the computer is to produce a time delay between 0 and 75 microseconds with a 5 microseconds resolution. Therefore, the circuit is implemented in such a way as to generate a 5 microseconds delay in the first place, then the 200 kilohertz, which corresponds to 5 microseconds, is in turn the clock frequency of the other counter to generate the required time delay. The synchronous 4-bit up/down counters 74193 are used to count down the 10 megahertz frequency. The first two counters are used to generate a 5 microseconds time delay. Thus, these two counters are preset at a decimal value of 50, which is used to count the 10 megahertz down to 200 kilohertz, which corresponds to 5 microseconds. This configuration is only constructed once, since the output indicated by '200 KHz' can be shared by the blocks 'COUNTER 4' and 'COUNTER 6' in Figure 20. The 'borrow' output from the first counter, which is associated with the preset least

significant bits, is connected to the 'count down' input of the second counter. This connection may provide a proper division for the 10 megahertz, since only a single inverted pulse for the 'borrow' is generated, whenever the first counter counts down to zero. The 'borrow' in turn is the clock pulse to count down the second counter. The ultimate inverted pulse generated by the 'borrow' output of the second counter is fed back for the loading mechanism of the preset inputs to generate a 5 microseconds time interval repetitively. Now the 200 kilohertz is the frequency of the third 74193 counter. This counter will receive a 4-bit datum representing the delay of the left half beam of the even sector. The counter will generate the required time delay between 0 and 75 microseconds through the 'borrow' output. Again, an inverted pulse is produced. Now, a set-reset flip-flop is used to produce the enable signals to the other circuit for the generation of the frequency.

The timing diagram is shown in Figure 24. A digital input is taken, for example, to be 0010. Therefore, a 10 microseconds delay is created, as shown in 'Borrow 2'. The flip-flop is thus set to provide enable signals to Figure 25, which generates the required frequency.




Figure 23: Implementation of the Time Delay of the Left Half Beam of the Even Sector




Figure 24: Timing Diagram for the Time Delay

#### 4.2.3 Implementation of the Return Signal Frequency


In Section 3.2.2.3, the data computed representing the frequency is to count the 10 megahertz down to twice the required frequency. This frequency is then divided by two to obtain the required frequency. This is done to obtain even duty cycles of the required frequency since the borrow output of the counter only gives one inverted pulse for every time it counts down to zero. The return signal frequency range is 7.2 KHz + 250 Hz. Twice this frequency range is from 13.9 KHz to 14.9 KHz. The number to divide the 10 MHz to the above double frequency range is from 671 to 719. Twelve bits are needed to code these numbers. However, the four most significant bits are always the same. Thus eight bits are sufficient.

The circuit to generate the return signal frequency is shown in Figure 25, which is equivalent to the block 'COUNTER 1' in Figure 20. In fact, COUNTER 1, COUNTER 2 and COUNTER 3 are all equivalent since the same frequency output is to be provided. 74193 counters are used to count down the 10 megahertz frequency. The 'borrow' output from the first counter, which is associated with the least significant bits, is connected to the 'count down' input of the second counter. The second counter is similarly connected to the third counter, which is associated with the four most significant bits. This connection may provide a proper divi-



sion for the 10 megahertz. In addition, the input data should be loaded into the counters at the same time. The ultimate inverted pulse generated is from the counter which is associated with the most significant bits. This pulse is fed back for the loading mechanism and the inverted pulse is repeatedly generated to create the required frequency. This will be further explained in the timing diagram. At this point, the flip-flop 7474 is used to divide down the frequency obtained to one-half. The flip-flop is enabled when the count down for the corresponding time delay (from Figure 23) is achieved. Also, the 'Counters enable' is active at the same time. This is to ensure that the required frequency is produced only after a certain time delay, which is generated by the time delay circuit.

The timing diagram is shown in Figure 26. The counters and the flip-flop are enabled as soon as the time delay is achieved. The digital input data are repetitively loaded into the counters whenever a ultimate 'borrow' is created. This continuous 'borrow' signal represents a frequency which is twice the required frequency. The double frequency is then divided by two to obtain the required frequency.



Enable Pulse from Figure 21

10 MHz from Figure 21

Digital Data representing Frequency

Flip-Flop Enable

Counters Enable

Figure 25: Implementation of the Return Signal Frequency




Figure 26: Timing Diagram for the 'Return Signal Frequency'

4.3 MULTIPLYING DIGITAL-TO-ANALOG CONVERTER (MDAC) AND MULTIPLEXING CIRCUIT

Referring to Figure 19, the MDAC and the multiplexing circuits have been shown in block diagram form. There are four similar circuits constructed to interface with the sonar system. Thus, only one of the four parallel circuits is to be discussed here. This is shown in Figure 27.




Figure 27: Block Diagram of Multiplying Digital-to-Analog Converter and Multiplexing Circuit

Four bits of amplitude data from the computer are clocked into the MDAC according to the frequency generated by the clock circuit. The amplitude generated by the MDAC is determined from the digital input data and the AGC (Automatic Gain Control) feedback from the sonar system. The signal determined is then injected into one of the thirty-six circuits of the sonar system, by means of a multiplexing circuit. Referring to Section 4.1, since the sectors are grouped into even and odd numbers, eighteen channels require addressing by 5 bits of data from the computer.

#### 4.3.1 Implementation of the Multiplying Digital-to-Analog Converter (MDAC)

The implementation of the MDAC [12], [13], [14] is shown in Figure 28. The 4-bit amplitude data is clocked into the MDAC according to the signal generated by the clock circuit. The AND Gate 7408 replaces the block indicated by 'AND'. The MC1508 MDAC output current is the linear product of the 4-bit digital word and the analog reference voltage. Voltage outputs are obtained by using an external operational amplifier (A741) as a current to voltage converter. The operational amplifier generates a positive voltage limited only by its positive supply voltage. The unity gain operational amplifier (TL072) serves as a buffer for the reference voltage of the D/A converter. The variable resistor is adjusted so that the required maximum input signal level of the AGC is 2.5 volts.

The signal that appears at the output of the circuit is shown in Figure 29. Either one of the three envelope shapes will be injected into the sonar system.





Figure 28: Implementation of the Multiplying D/A Converter (MDAC)



Time in Milliseconds, Period corresponding to the Return Frequency

Figure 29: Implementation of the Injected Signal into the Sonar System



#### 4.3.2 Implementation of the Multiplexing Circuit

The block diagram of the multiplexing circuit is shown in Figure 30. The three least significant bits  $c_3, c_4, c_5$  of the control inputs is to select one of the outputs from each of the multiplexers. The decoder, which is controlled by  $c_1$  and  $c_2$ , has three output lines to enable one of the three multiplexers. Therefore, only one of the eighteen outputs is selected at one time.

The implementation of the multiplexing circuit [12], [13], [14] is shown in Figure 31. The two most significant bits of the address go to the decoder 74138 to enable one of the three multiplexers (MC14051), while one of the eight outputs of a multiplexer is selected using the remaining three least significant bits of the sector address. Therefore one of the eighteen sectors is selected at one time depending on the sector address. The level shifter (MC14504B) will shift a TTL signal to CMOS logic levels for any CMOS supply voltage between 5 and 15 volts.




Figure 30: Block Diagram of the Multiplexing Circuit




Figure 31: Implementation of the Multiplexing Circuit

#### 4.4 IMPLEMENTATION OF SYNCHRONIZATION PULSES

The synchronization pulses serve two purposes in the system design. Firstly, they are the input to the SID (Serial Input Data) of the CPU (Central Processor Unit) for the subroutine REPTIM. Secondly, they are the interrupt signal to the input RST 6.5 of the CPU. Therefore, they must be implemented and hardwired to the above mentioned two inputs of the CPU. A monostable multivibrator (one-shot) is used to generate the required synchronization pulses of width approximately 1.2 milliseconds. Figure 32 illustrates this.




Figure 32: Implementation of Synchronization Pulses

## Chapter V

### CONCLUSIONS

—Experiments have been conducted on the system at the Fleet School Halifax using the constructed package. The simulation concept was successfully demonstrated.

Seventy-two cables, which carry the simulated half beam signals, were connected from the simulator outputs to the injection points of the sonar system. The suitability of the proposed injection points was confirmed. The simulator provides the required signal to any one of the thirty-six Preformed Beam (PFB) cards at the correct times and at a frequency modified by the doppler effect.

The programme, stored in the SDK-85 microcomputer memory, reacts to the input data which results in the generation of the digital signals, and is followed by the D/A conversion and the display of the target on the display screen.

The package was tested both at the University of Ottawa and at the Fleet School, and possesses the following capabilities:

- (1) The ability to calculate the return signal, given the envelope required to represent the multipath effect.

- (2) The ability to present the signal at ranges of 800 to 32000 yards.
- (3) The ability to follow a moving target from one beam to the adjacent beam with appropriate gradual diminution in one beam and increase in the adjacent beam.

---

At the Fleet School Halifax, the target was displayed on the display screen with various sets of input data to the computer. Signal parameters were measured in the sonar system in terms of the doppler frequency and the range. However, photographs were not allowed to be taken as objective measures.

In the future, the software package is to be redeveloped for use with the Sperry Univac computer (AN-UYK 502) which is commonly used by the Department of National Defense, Government of Canada. This computer was supposed to be used at the beginning of this project. However, due to some access problems, it was not functioning as required. For demonstration purposes, the Intel SDK-85 microcomputer was used instead to provide the return signals to the sonar system.

## Appendix A

### OVERALL SCHEMATIC DIAGRAMS

The overall schematic diagrams are shown in Figures 33, 34, and 35. The schematic diagrams of the clock circuit, which are shown in Figures 33 and 34, were built on two boards (A and C).

The schematic diagram of the multiplying digital-to-analog converter and multiplexing circuit is given in Figure 35. Four identical boards were built based on this configuration. Boards E, G, J and L describe the even right sectors, even left sectors, odd right sectors and odd left sectors respectively.





Figure 33: Schematic Diagram of Clock Circuit (Sheet 1 of 2)


BOARD A





BOARD C

Figure 34: Schematic Diagram of Clock Circuit (Sheet 2 of 2)



BOARDS E, G, J, L

Figure 35: Schematic Diagram of Multiplying D/A Converter and Multiplexer Circuit

## Appendix B

### HARDWARE INTERCONNECTIONS



The hardware was built on several boards in an enclosure. The SDK-85 microcomputer is mounted on the top; two ribbon cables are connected from the output ports to transfer data to the hardware. Two other cables from the hardware are used to interface with the sonar system.

Integrated Circuit (IC) chips layout of boards A, C, E, G, J and L are shown in Figures 36, 37 and 38. The number at the corner of each IC corresponds to the number used in the schematic diagrams.

Figures 39 and 40 show the interconnections between the ribbon cables and the boards. Sheet #1 shows the connections between the computer and the simulator hardware, while sheet #2 shows the connections between the hardware and the sonar system.



Figures 41 and 42 show the interconnections between the boards inside the enclosure. The PFB (Preformed Beam) and AGC (Automatic Gain Control) boards are also installed in the enclosure for testing purposes. However, when testing is completed, these will be removed out of the simulator.

The front view of the sonar signal simulator built is shown in Figure 43. The SDK-85 microcomputer is mounted on the top of the enclosure, in which all the constructed boards are installed.





BOARD A

Figure 36: IC Chips Layout (Sheet 1 of 3)



BOARD C

Figure 37: IC Chips Layout (Sheet 2 of 3)



BOARDS E, G, J, L

Figure 38: IC Chips Layout (Sheet 3 of 3)

<u>Ribbon Cable 1</u>	<u>Boards E,G</u>		<u>Ribbon Cable 2</u>	<u>Boards J,L</u>
1	L		1	L
4	M		4	M
3	K	Even Sector	3	K
6	J		6	J
5	H		5	H
		In the order		
		M L K J H		
		(MSB) (LSB)		
8	C (MSB)	Even		<u>Boards A,C</u>
7	D	Amplitude		
10	E			
9	F (LSB)		8	U
	<u>Boards J,L</u>		7	T
			10	S
			9	R
12	C (MSB)		12	P Frequency
11	D	Odd	11	N
14	E	Amplitude	14	M
13	F (LSB)		13	L (LSB)
	<u>Board C</u>			
			25	GND
			26	GND
16	K (MSB)			
15	J	Even Left		
18	H	Delay		
17	F (LSB)			
20	E (MSB)			
19	D	Odd Left		
22	C	Delay		
21	B (LSB)			
25	GND			
26	GND			

Figure 39: Interconnection between the Ribbon Cables and the Boards (Sheet 1 of 2)










Figure 42: Interconnection between the Boards (Sheet 2 of 2)




Figure 63: Front View of the Sonar Signal Simulator Package

Appendix C  
LIST OF PARTS

Chips are shown in the layout diagrams. The parts used are listed as follows:

BOARD A

<u>Number</u>	<u>Type</u>	<u>Description</u>
IC1	7474	Dual D-Type Positive Edge-Triggered Flip-Flop
IC2	74193	Synchronous 4-Bit Binary Up/Down Counter
IC3	74193	Above
IC4	7400	Quad 2-Input NAND Gate
IC5	74193	Above
IC6	74193	Above
IC7	7474	Above
IC8	74193	Above
IC9	74193	Above
IC10	74624	Voltage-Controlled Oscillator
IC11	7400	Above

BOARD C

<u>Number</u>	<u>Type</u>	<u>Description</u>
IC1	74193	Above
IC2	74193	Above
IC3	74193	Above
IC4	74193	Above
IC5	74193	Above
IC6	74193	Above
IC7	74193	Above
IC8	7474	Above
IC9	7474	Above
IC10	74193	Above
IC11	7400	Above

BOARDS E, G, J, L

<u>Number</u>	<u>Type</u>	<u>Description</u>
IC1	MC14504B	TTL or CMOS to CMOS Hex Level Shifter
IC2	A741	Frequency-Compensated Operational Amplifier
IC3	TL072	Low-Noise JFET-Input Operational Amplifier
IC4	7408	Quad 2-Input AND Gate
IC5	MC1508	8-Bit Multiplying D/A Converter
IC6	74138	3-to-8 Line Decoder/Demultiplexer
IC7	MC14051B	8-Channel Analog Multiplexer
IC8	MC14051B	Above
IC9	MC14051B	Above

MEMORY

<u>Quantity</u>	<u>Type</u>	<u>Description</u>
1	MK4118-3	1K x 8 Static RAM
7	MK2716-6	2K x 8 UV Erasable PROM

## Appendix D

### OPERATION INSTRUCTIONS

In order to operate the simulator, the system requires that various input parameters be entered by the operator via the SDK-85 keyboard. The input procedures are:

- RESET        resets the system, terminates execution.
- GO 8000      load program counter with 8000H; this is the starting address of the simulation programme.
- EXEC        executes the programme.

This EXEC command starts the programme; at this point a '0' will appear in the data field.

- NEXT        a '1' will appear in the data field; this indicates that the first of a list of seven system parameters is now available for inspection and possible change.

These seven parameters, as identified by the display of an integer between 1 and 7 in the data field, are:

VELREC	(knots)	1
VELTAR	(knots)	2
RANGE	(yards x 100)	3
ANGLE	(degrees)	4
ALPHA	(degrees)	5
ENLOP		6



V SOUND (feet/second) 7

A more detailed description of these parameters may be found in Section 3.3.3.

As stated above, a '1' will appear in the data field after the EXEC key is pressed. This indicates that VELREC is available for inspection and change. The address field will contain a previous value for VELREC or, if the system has just been turned on, a random value. If it is desired to retain the value displayed for VELREC, proceed to parameter 2 (VELTAR) by, pressing EXEC, a '2' should appear in data field. If a new value for VELREC is required, press NEXT. This will clear the address field and a new value may be typed in. Then proceed to parameter 2 by pressing EXEC - a '2' should then appear in data field. The exact same procedure is used for the six remaining parameters. Bear in mind the admissible ranges of the various parameters as described in Section 3.3.3. If a particular value is out of range, the display will blank out when it is attempted to enter the value by pressing EXEC. In addition, enter the RANGE (parameter 3) in units of 100 of yards. Thus 800 yards is entered as 8 and 32000 yards is entered as 320. After entering VSOUND and pressing EXEC, the data entry has been completed. At this point all LED's will be activated until the subroutines REPTIM and UNITS have finished - then GO is displayed in the data field to indicate that the simulation has begun.

If a simulation is rerun with the same data as entered previously, it is not necessary to enter all the same parameters again. Instead, enter the following

RESET

GO 8000

EXEC '0' displayed in data field

GO

However, in order to do this successfully, ensure that the frequency of the synchronization pulses has not been changed by the operator.

Appendix E  
COMPUTER PROGRAMMES

Polar to Rectangular Coordinates Conversion

```
1      SUBROUTINE PECPOL  
2      COMMON /INDATA/ TIME,TSYND,WELPBD,WELTAP,RANGE,ANGLE,ALPHA,WGOND,  
*          XVELTA,WVELTA,YINTAR,VINTAR  
3      XVELTA=WELTAP*COS(ALPHA)  
4      WVELTA=WELTAP*SIN(ALPHA)  
5      XINTAR=RANGE*COS(ANGLE)  
6      VINTAR=RANGE*SIN(ANGLE)  
7      RETURN  
8      END
```

## Provide Information of Time Delay of Return Signal

```

1      SUBROUTINE COMP1
2      INTEGER*1 FLG.
3      COMMON /INDATA/ TIME,TSYNO,VELREC,VELTAR,RANGE,ANGLE,ALPHA,VSOUND
      *      XVELTA,YVELTA,XINTAR,YINTAR
4      COMMON /TEMP/ TA,TB,TC,TD,TE,XTAR2,YTAR2,FLG,NREC1
      C
      C      TO COMPUTE THE POSITION OF RECEIVER AT THE TIME OF TRANSMISSION
      C
5      XREC1=VELREC*TIME
      C
      C      TO COMPUTE THE REFLECTION TIME
      C
6      TA=XVELTA**2+YVELTA**2+VSOUND**2
7      TB=2. *((XINTAR-XREC1)*XVELTA+YINTAR*YVELTA+TIME*VSOUND**2)
8      TC=(XINTAR-XREC1)**2+YINTAR**2-TIME*TIME*VSOUND**2
9      TD=TB*TB-4. *TA*TC
10     TE=(-(TB+SQRT(TD)))/(2. *TA)
      C
      C      TO COMPUTE THE POSITION OF THE TARGET
      C
11     XTAR2=XINTAR+XVELTA*TE
12     YTAR2=YINTAR+YVELTA*TE
      C
      C      TO COMPUTE THE RECEIVE TIME
      C
13     TA=(VELREC+VSOUND)*(VELREC-VSOUND)
14     TB=2. *(TE*VSOUND**2+VSOUND-VELREC*XTAR2)
15     TC=XTAR2**2+YTAR2**2-TE*TE*VSOUND**2
16     TD=TB*TB-4. *TA*TC
17     TE=(-(TB+SQRT(TD)))/(2. *TA)
18     RETURN
19     END

```

## The Rest of Computations in Signal Generation

```

1      SUBROUTINE COMP2
2      REAL L1, L2, L3, L4, L5, L6, L7, L8
3      INTEGER SEC1, SEC2
4      INTEGER*4 EVSEC, OOSEC, NELDEL, NOLDEL, FLG
5      COMMON C1, COEF, PI, PI05, PI15, PI20, FREQ1
6      COMMON /INDATA/ TIME, TSYN0, NELSEC, NELTSR, RANGE, ANGLE, ALPHA,
          * MSOUND, KWELTA, NVELTA, XINTAR, YINTAR
7      COMMON /RESULT/ ANPXA, ANP00, EVSEC, OOSEC, NELDEL, NOLDEL, NRECO
8      COMMON /TEMP/ TR, TB, TC, TD, TE, XTAR2, YTAR2, FLG, IRECO
          C
          C      TO COMPUTE THE POSITION OF RECEIVER AT THE RECEIVING TIME
          C
9      XRECO=NELREC*TE
          C
          C      TO COMPUTE THE RANGE
          C
10     RANGE=(XRECO-XTAR2)**2-YTAR2**2
11     RANGE=SQRT(RANGE)
          C
12     IF (RANGE .LT. 1000.) GO TO 450
13     IF (RANGE .GT. 10000.) GO TO 451
          C
          C      TO COMPUTE THETA1, THETA2, THETA3 AND THETA4
          C
14     TR=YTAR2*YTAR2
15     L1=(XTAR2-XRECO1)**2+TR
16     L2=XRECO2-XRECO1
17     L3=(XRECO2-XTAR2)**2+TR
18     L4=(XTAR2-YINTAR)**2+(YTAR2-YINTAR)**2
19     L5=(XRECO2-YINTAR)**2+YINTAR**2
20     TR=SQRT(L1)
21     TB=ABS(L2)
22     TC=SQRT(L3)
23     TD=SQRT(L4)
24     TE=SQRT(L5)
25     L6=(L1+TB+TE+L2)/2 +TR*TB
26     L7=(L4+L1+L5)/2 +TC*TR
27     L8=(TB*TE+L3+L1)/2 +TE*TC
28     THETA1=ACOS(L6)
29     THETA2=ACOS(L7)
30     THETA4=ACOS(L8)
31     THETA3=THETA1-THETA4-THETA2
          C
          C      TO COMPUTE THETA
          C
32     IF (YTAR2) 50, 50, 40
33     40 THETA=PI+THETA4
34     GO TO 60
35     50 THETA=PI-THETA4
36     60 THETA=THETA/COEF
37     ITHETA=IFIX(THETA)

```

```

38      N=ITHETA/10
      C
      C      TO COMPUTE THE SECTORS
      C
39      IF (MOD(ITHETA,10)) 70,80,70
40      80      IF (ITHETA) 90,100,90
41      100     SEC1=1
42             SEC2=35
43             GO TO 140
44      90      SEC1=N
45             SEC2=N+1
46             GO TO 140
      C
47      70      IF (MOD(ITHETA,10)-5) 110,130,130
48      130     SEC1=N+1
49             SEC2=N+2
50             GO TO 140
51      110     SEC1=N+1
52             SEC2=N
      C
53             IF (N .EQ. 0) SEC2=35
54             GO TO 140
55      130     SEC1=N+1
56             SEC2=N+2
      C
57             IF (N .EQ. 35) SEC2=1
58      140     IF (MOD(SEC1,2)) 144,145,144
59      145     EVSEC=SEC1
60             ODSEC=SEC2
61             GO TO 148
62      144     ODSEC=SEC1
63             EVSEC=SEC2
64      148     EVSEC=(EVSEC-2)/2
65             ODSEC=(ODSEC-1)/2
      C
      C      TO COMPUTE THE ANGLE DEVIATED FROM THE CENTER OF THE BEAM
      C
66             GAMMA1=(SEC1*10-5)-ITHETA
67             GAMMA2=(SEC2*10-5)-ITHETA
68             GAMMA1=ABS(GAMMA1)
69             GAMMA2=ABS(GAMMA2)
      C
      C      TO COMPUTE THE TIME DELAYS
      C
70             IF (GAMMA2 .GT. 10 ) GAMMA2=250.-GAMMA2
71             GAMMA1=GAMMA1*COEF
72             GAMMA2=GAMMA2*COEF
73             TR=6. ES/VSOUND
74             DEL1=TR*SIN(GAMMA1)
75             DEL2=TR*SIN(GAMMA2)
      C
76             IF ((SEC1 .EQ. 36) .AND. (SEC2 .EQ. 1)) GO TO 270
77             IF ((SEC1 .EQ. 1) .AND. (SEC2 .EQ. 36)) GO TO 230
78             IF (SEC1-SEC2) 290,290,310
79      290     IF (MOD(SEC1,2)) 330,330,340
80      330     ELDEL=DEL1
81             ORDEL=DEL2

```

```

82      GO TO 350
83      340  OLDEL=DEL1
84      ERDEL=DEL2
85      GO TO 351
      C
86      310  IF (MOD(SEC1,2)) 370,370,380
87      370  ERDEL=DEL1
88      OLDEL=DEL2
89      GO TO 351
90      380  ORDEL=DEL1
91      ELDEL=DEL2
92      GO TO 350
93      270  ELDEL=DEL1
94      ORDEL=DEL2
95      GO TO 350
96      280  ORDEL=DEL1
97      ELDEL=DEL2
98      350  ELDEL=30 +ELDEL
99      OLDEL=30 -ORDEL
100     GO TO 352
101     351  OLDEL=30 +OLDEL
102     ELDEL=30 -ERDEL
      C
103     352  IF (ELDEL .LT. 0 ) ELDEL=0
104         IF (ELDEL .GT. 75 ) ELDEL=75.
105         ELDEL=(ELDEL*.5 )+.5
106         NDEL=IFIX(ELDEL)
      C
107         IF (OLDEL .LT. 0 ) OLDEL=0
108         IF (OLDEL .GT. 75 ) OLDEL=75.
109         OLDEL=(OLDEL*.5 )+.5
110         NOLDEL=IFIX(OLDEL)
      C
      C      TO COMPUTE THE FREQUENCY
      C
111     FREQ=FREQ1*VSOUND/(VSOUND-WELPEC*L)
112     FREQ=FREQ*(VSOUND-WELTAP*L7)/VSOUND
113     FREQ=FREQ*(VSOUND/(VSOUND-WELTAP*COS(THETA2)))
114     FREQ=FREQ*(VSOUND-WELPEC*L8)/VSOUND
115     FREQ=10000 /12.*FREQ)-0.5
116     NFREQ=IFIX(FREQ)
      C
117     GAMMA1=S.*GAMMA1
118     GAMMA2=S.*GAMMA2
119     GAIN1=COS(GAMMA1)
120     GAIN2=COS(GAMMA2)
      C
      C      TO COMPUTE THE AMPLITUDES
      C
121     IF ((ALPHA .GE. 0 ) AND (ALPHA .LE. PI05)) GO TO 190
122     IF ((ALPHA .GE. PI) AND (ALPHA .LE. PI15)) GO TO 190
123     GO TO 200
124     190  ALPHA=ALPHA-PI
125     190  IF (VTAR2) 210,220,220
126     210  Z1=THETA4-ALPHA
127     IF ((Z1 .GE. -PI05) AND (Z1 .LE. 0 )) BETA=PI05+Z1
128     IF ((Z1 .GE. 0 ) AND (Z1 .LE. PI)) BETA=ABS(Z1-PI05)

```

```

129      GO TO 230
130      220      Z2=THETA4+ALPHA
          C
131      IF ((Z2 .GE. 0.) .AND. (Z2 .LE. PI)) BETA=ABS(Z2-PI/5)
132      IF ((Z2 .GE. PI) .AND. (Z2 .LE. PI*15)) BETA=PI*15-Z2
133      GO TO 230
134      200      IF ((ALPHA .GE. PI/5) .AND. (ALPHA .LE. PI)) ALPHA=PI-ALPHA
135      IF ((ALPHA .GE. PI*15) .AND. (ALPHA .LE. PI*20)) ALPHA=PI*20-ALPHA
136      IF (YVAR2) 220, 210, 210
137      230      SIGMA=COS(BETA)
          C
138      IF (BETA .EQ. PI/5) SIGMA=0.1
139      TB=SQRT(SIGMA)
140      AMP1=GAIN1*TB
141      AMP2=GAIN2*TB
          C
142      IF (MOD(SECT, 2)) 501, 500, 501
143      502      AMPEV=AMP1
144      AMPOD=AMP2
145      GO TO 505
146      501      AMPEV=AMP1
147      AMPOD=AMP2
          C
          C      TO INCREMENT THE TRANSMISSION TIME BY A SINGLE PERIOD OF
          C      SYNCHRONIZATION PULSES
          C
148      505      TIME=TIME+TSYNC
          C
149      FLG=0
150      RETURN
          C
151      450      FLG=1
152      RETURN
          C
153      451      FLG=2
154      RETURN
155      END

```

## MODULE INFORMATION:

```

CODE AREA SIZE      = 00E0H   27840
VARIABLE AREA SIZE = 0000H   1360
MAXIMUM STACK SIZE = 000EH   140
202 LINES READ

```

```

0 PROGRAM ERROR(S) IN PROGRAM UNIT COMP2

```

```

0 TOTAL PROGRAM ERROR(S)
END OF FORTRAN COMPILATION

```



Input/Output and Timing Control

LOC	OBJ	LINE	SOURCE STATEMENT
		1	NAME SONAR
		2	ENTRN FR00 FR01 FR02 FR03 FR04 FR05 FR06 FR07 FR08 FR09
		3	ENTRN COME1 COME2 FR000 RECPAL
		4	STKLN 10H
		5	-----
		6	PROGRAM CONSTANTS
		7	-----
0050		8	ROISP EQU 00H ;CONTROL CHARACTER TO INDICATE OUTPUT TO
		9	ADDRESS FIELD OF DISPLAY
000C		10	ALLOFF EQU 000H ;CONTROL CHARACTER TO CLEAR OVER ALL CURRENT
		11	BLANKING PERIOD
0000		12	ALLOM EQU 0004H ;CONTROL CHARACTER TO TURN ON OVERALL CURRENT
		13	BLANKING PERIOD
0022		14	AMPF EQU 00H ;OUTPUT PORT FOR AMPLITUDE
0020		15	BOSR EQU 00H ;OUTPUT PORT FOR CSR IN BASIC RAM
1E00		16	BTIM EQU 1E00H ;BASIC RAM TIMER COUNT FOR 500 UT OUTPUT
0025		17	BTIMH EQU 25H ;" " " " HIGH ORDER BYTE OF TIMER COUNT
0024		18	BTIML EQU 24H ;" " " " LOW ORDER BYTE OF TIMER COUNT
0040		19	BTIMM EQU 40H ;" " " " TIMER MODE - CONTINUED ON NEXT PAGE
1900		20	ENTRL EQU 1900H ;ADDRESS FOR SENDING CONTROL CHARACTERS TO
		21	DISPLAY CHIP (207)
0094		22	ODISP EQU 94H ;CONTROL CHARACTER TO INDICATE OUTPUT TO
		23	DATA FIELD OF DISPLAY
0021		24	DELP EQU 21H ;OUTPUT PORT FOR DELAY
1900		25	OSPLV EQU 1900H ;ADDRESS FOR SENDING CHARACTERS TO DISPLAY
0029		26	EDSP EQU 29H ;OUTPUT PORT FOR CSR IN EXPANSION RAM
0000		27	EMPTY EQU 00H ;MODE=1 INDICATES EMPTY INPUT BUFFER
0020		28	ETIMH EQU 20H ;EXPANSION RAM HIGH ORDER BYTE OF TIMER COUNT
002C		29	ETIML EQU 2CH ;" " " " LOW ORDER BYTE OF TIMER COUNT
0027		30	EVSP EQU 27H ;OUTPUT PORT FOR EVEN SECTOR ADDRESS
0010		31	EXEC EQU 10H ;CHARACTER GENERATED BY EXEC KEY
0029		32	FR0P EQU 29H ;OUTPUT PORT FOR FREQUENCY
0012		33	GO EQU 12H ;CHARACTER GENERATED BY GO KEY
0000		34	HOUT EQU 000H ;CHARACTER TO SET MODE=1
0040		35	LOUT EQU 40H ;" " " " MODE=0
0011		36	NEXT EQU 11H ;CHARACTER GENERATED BY NEXT KEY
002B		37	OSR EQU 2BH ;OUTPUT PORT FOR ODD SECTOR ADDRESS
0040		38	READ EQU 40H ;CONTROL CHARACTER TO INDICATE INPUT FROM KEYPAD
004F		39	TSTOP EQU 4FH ;CONTROL CHARACTER TO STOP TIMER AND INITIALIZE
		40	EXPORTS AS THE OUTPUT ONE
00CF		41	TSTRT EQU 0CFH ;CONTROL CHARACTER TO START TIMER
		42	
		43	-----
		44	RESET ENTRY POINT
		45	-----
		46	RSEG
0000		47	ORG 0000H
0000 AF		48	SONAR: XRA R1 ;INITIALIZE 0270 FOR 0 CHARACTER DISPLAY - LEFT
		49	;ENTRY: 2 KEY LOCKOUT
0001 320019		50	STA ENTRL
0004 3EDC		51	MVI A,ALLOFF ;CLEAR DISPLAY
0006 320019		52	STA ENTRL
0009 3E20		53	MVI A,00H ;WAIT OUT BLANKING TIME
000B 3D		54	OR A

POOR COPY  
COPIE DE QUALITEE INFERIEURE

LOC	OBJ	LINE	SOURCE STATEMENT
8000	C28588	55	JNZ S-1
800F	3E4F	56	MVI A, TSTOP ; INITIALIZE ALL PORTS AS INPUTS
8011	D328	57	OUT BCRP
8013	D328	58	OUT ECRP
8015	3E5E	59	MVI A, KBTIME ; SHD 91 00 BTIME ; SET BASIC TIMER
8017	D325	60	OUT BTIME
8019	3E00	61	MVI A, BTIME AND 00FFH
801B	D324	62	OUT BTIME
801D	3E0F	63	MVI A, TSTR1 ; START BASIC TIMER
801F	D320	64	OUT BCRP
8021	310000	65	LXI SP, STACK ; INITIALIZE STACK
8024	21AF85	66	LXI H, ZERO ; DISPLAY ZERO IN DATA FIELD
8027	CD6F83	67	CALL ZDF
802A	3E0E	68	MVI A, 0EH ; UNMASK RST5 & INTERRUPT
802C	30	69	SIM
802D	3E98	70	MVI A, EMPTY ; SET BUFFER EMPTY FLAG
802F	32FE27	71	STA IBUFF
		72	
		73	-----
		74	GET PARAMETERS FOR SIMULATION
		75	-----
8032	007684	75	INSTR: CALL RAN80 ; GET CHARACTER FROM KEYSWAB
8035	FE12	76	CFI GO ; WAS THIS GO KEY?
8037	0A4D88	77	JZ SIMUL ; IF GO - GO SIMULATE
803A	FE11	78	CFI NEXT ; WAS THIS NEXT KEY?
803C	C23288	79	JNZ INSTR ; NO - WAIT FOR VALID INSTRUCTION
803F	0D0182	80	CALL DATTAN ; GET STARTING DATA FROM KEYSWAB
8042	3ED8	81	MVI A, ALLOW ; TURN ON ENTIRE DISPLAY
8044	320019	82	STA CTRL
8047	006684	83	CALL REPTIM ; COMPUTE REPETITION TIME FOR TERM. PULSES
804A	0D1085	84	CALL UNITS ; STANDARDIZE UNITS
804D	210000	85	SIMUL: LXI H, 0 ; SET TIME=0
8050	224727	86	SHLD TIME
8053	224927	87	SHLD TIME+2
8056	3EDC	88	MVI A, ALLOW ; CLEAR ENTIRE DISPLAY
8058	320019	89	STA CTRL
805B	3E28	90	MVI A, 20H ; WAIT OUT BLANKING TIME
805D	30	91	DCR A
805E	C25D88	92	JNZ S-1
8061	21AF85	93	LXI H, SIXTY ; DISPLAY 100% IN DATA FIELD
8064	CD6F83	94	CALL ZDF
8067	3E19	95	MVI A, 19H ; MASK-OUT KEYSWAB INTERRUPTS AND UNDEF.
8069	30	96	SIM ; EXTEND AND TIMER INTERRUPTS
806A	AF	97	MVA A ; CLEAR TERM. FLAG
806B	321227	98	STA FLAG
806E	CD0000	99	COMPUT: CALL COMP1 ; START COMPUTATIONS
8071	CD0F84	100	CALL SETTIM ; SET TIMER
8074	FB	101	EI
8075	CD0000	102	CALL COMP2 ; COMPLETE COMPUTATIONS
8078	3AF127	103	LDA FLG ; TEST FLG
807B	A7	104	ANA A
807C	CA8688	105	JZ SKIP ; 0?
807F	1F	106	RAR ; FLG=1 ?
8080	DAB83	107	JC ERR2 ; TARGET TOO CLOSE
8083	C3C883	108	JMP ERR2 ; TARGET TOO FAR
8086	CD9488	109	SKIP: CALL ANP

POOR COPY  
COPIE DE QUALITEE INFERIEURE

LOC	OBJ	LINE	SOURCE STATEMENT
8889	29	110	RIM
8889	E508	111	ANI S : INTERRUPTS ENABLED
888C	C28999	112	JNZ S-1 : NEXT WAIT FOR TIMER INTERRUPT
888F	FB	113	EI : NO. WAIT FOR TIMER INTERRUPT
8899	75	114	HLT
8891	C26E99	115	IMP COMPUT
		116	-----
		117	SUBROUTINES
		118	-----
		119	NAME: AMP - AMPLITUDE OF ECHOIC SIGNAL
		120	INPUTS: NONE
		121	OUTPUTS: NONE
		122	CALLS: FADD, FINSO, FLOAD, FMUL
		123	DESTROYS: A, B, C, D, E, H, L
		124	DESCRIPTION: AMP COMPUTES AND STORES CONSECUTIVE SAMPLES OF AMPLITUDE OF
		125	THE SIMULATED ECHOIC SIGNAL
		126	-----
8894	810027	127	AMP: LXI B, 000 : REGS B & C POINT TO 000
8897	117727	128	LXI D, AMPEN : REGS D & E POINT TO AMPEN
889A	3A2127	129	LDA ENLOP : GET ENLOP DATA
889D	FE82	130	ORI 2 : TIME TO APPROPRIATE ENVAMP
889F	C8E488	131	JZ ENLOP2
88A2	D21F81	132	INC ENLOP2
88A5	AF	133	ENLOP1: XRA A : GENERATE FIRST SAMPLE (ENVAMP)
88A6	322527	134	STA EVAMP
88A8	CDC881	135	CALL EXP1 : ENVAMP+15
88AC	0DD481	136	CALL EXP2 : ENVAMP+15+0.5
88AF	112527	137	D, ENVAMP+1 : REGS D & E POINT TO ENVAMP+1
88B2	C00000	E 138	CALL FINSO : 1/2 TO INTEGER CONVERSION AND STORE REG
88B5	3A2527	139	LDA EVAMP+1 : GENERATE DIFFERENT SAMPLES
88B8	2E87	140	MVI L, 7
88BA	CDDA81	141	CALL STORE
88BD	AF	142	XRA A : LAST SAMPLE AND ZERO THE REST LOCATIONS
88BE	2E8A	143	MVI L, 8AH
88C0	CDDA81	144	CALL STORE
88C3	323627	145	STA ODAMP : GENERATE FIRST SAMPLE (ODAMP)
88C6	117827	146	LXI D, AMP00 : REGS D & E POINT TO AMP00
88C9	CDC881	147	CALL EXP1 : AMP00+15
88CC	0DD481	148	CALL EXP2 : AMP00+15+0.5
88CF	113727	149	LXI D, ODAMP+1 : REGS D & E POINT TO ODAMP+1
88D2	C00000	E 150	CALL FINSO
88D5	3A3727	151	LDA ODAMP+1 : GENERATE DIFFERENT SAMPLES
88D8	2E87	152	MVI L, 7
88DA	CDDA81	153	CALL STORE
88DD	AF	154	XRA A : LAST SAMPLE AND ZERO THE REST LOCATIONS
88DE	2E8A	155	MVI L, 8AH
88E0	CDDA81	155	CALL STORE
88E3	C9	157	RET
88E4	AF	158	ENLOP2: XRA A : FIRST SAMPLE
88E5	322527	159	STA EVAMP
88E8	CDC881	160	CALL EXP1
88EB	0DD481	161	CALL EXP2
88EE	112527	162	LXI D, EVAMP+1
88F1	C00000	E 163	CALL FINSO
88F4	3A2527	164	LDA EVAMP+1 : GENERATE DIFFERENT SAMPLES

LOC	OBJ	LINE	SOURCE STATEMENT
80F7	2E0F	155	MVI L,15
80F9	000A91	156	CALL STORE
80FC	AF	157	XRA R ;LAST SAMPLE
80FD	223527	158	STA EVAMP+15
8100	223527	159	STA 00AMP ;FIRST SAMPLE
8103	117827	170	LXI D,AMP00
8105	00C881	171	CALL EXP1
8109	000481	172	CALL EXP2
810C	113727	173	LXI D,00AMP+1
810F	000000	E 174	CALL FIXSD
8112	3A3727	175	LDA 00AMP+1 ;GENERATE DIFFERENT SAMPLES
8115	2E0F	176	MVI L,15
8117	000A91	177	CALL STORE
811A	AF	178	XRA R ;LAST SAMPLE
811B	224627	179	STA 00AMP+15
811E	09	180	RET
811F	00C881	181	ENLOP3: CALL EXP1
8122	11C185	182	LXI D,F0P6 ;P666 DUE POINT TO 6 CONTINUED
8125	000000	E 183	CALL FMUL ;AMP0EM*15 *0 6667
8128	000481	184	CALL EXP2 ;AMP0EM*15 *0 6667*2 5
812B	112527	185	LXI D,EVAMP ;GENERATE FIRST FOUR SAMPLES
812E	000000	E 186	CALL FIXSD
8131	3A2527	187	LDA EVAMP
8134	2E04	188	MVI L,4
8135	000A91	189	CALL STORE
8139	117727	190	LXI D,AMP0 ;GENERATE SAMPLE 5 TO SAMPLE 4
813C	00C881	191	CALL EXP1
813F	000481	192	CALL EXP2
8142	112927	193	LXI D,EVAMP+4
8145	000000	E 194	CALL FIXSD
8148	3A2927	195	LDA EVAMP+4
814B	2E05	196	MVI L,5
814D	000A91	197	CALL STORE
8150	117727	198	LXI D,AMP00 ;GENERATE SAMPLE 10 TO SAMPLE 17
8153	00C881	199	CALL EXP1
8156	11B985	200	LXI D,F0P7
8159	000000	E 201	CALL FMUL ;AMP0EM*15 *0 6667
815C	000481	202	CALL EXP2 ;AMP0EM*15 *0 6667*2 5
815F	112E27	203	LXI D,EVAMP+9
8162	000000	E 204	CALL FIXSD
8165	3A2E27	205	LDA EVAMP+9
8168	2E04	206	MVI L,4
816A	000A91	207	CALL STORE
816D	AF	208	XRA R ;GENERATE ZERO
816E	2E05	209	MVI L,5
8170	000A91	210	CALL STORE
8173	117827	211	LXI D,AMP00 ;GENERATE FIRST FOUR SAMPLES
8175	00C881	212	CALL EXP1
8179	11C185	213	LXI D,F0P6
817C	000000	E 214	CALL FMUL
817F	000481	215	CALL EXP2
8182	113627	216	LXI D,00AMP
8185	000000	E 217	CALL FIXSD
8188	3A3627	218	LDA 00AMP
819B	2E04	219	MVI L,4

LOC	OBJ	LINE	SOURCE STATEMENT
8180	000A81	220	CALL STORE
8180	117B27	221	LXI D,AMP00 ;GENERATE SAMPLE 0 TO SAMPLE 9
8193	00C881	222	CALL ENP1
8196	00D481	223	CALL ENP2
8199	113A27	224	LXI D,00AMP0
819C	000000	E 225	CALL FINSD
819F	3A3A27	226	LDA 00AMP0
81A2	2E95	227	MVI L,5
81A4	00D881	228	CALL STORE
81A7	117B27	229	LXI D,AMP00 ;GENERATE SAMPLE 10 TO SAMPLE 19
81A9	00C881	230	CALL ENP1
81AB	118985	231	LXI D,00FF
81B0	000000	E 232	CALL FMUL
81B3	00D481	233	CALL ENP2
81B6	113F27	234	LXI D,00AMP0
81B9	000000	E 235	CALL FINSD
81BC	3A3F27	236	LDA 00AMP0
81BF	2E94	237	MVI L,4
81C1	00D881	238	CALL STORE
81C4	AF	239	MVA A ;GENERATE ZERO
81C5	2E95	240	MVI L,5
81C7	00D881	241	CALL STORE
81C9	09	242	RET
81CB	000000	E 243	ENP1 CALL FLOAD ;SAMPLES FOR ENP1 LOADED INTO PSW
81CE	11C585	244	LXI D,0115 ;AMPEN FOR ENP0&1&5
81D1	000000	E 245	JMP FMUL
81D4	118D85	246	ENP2 LXI D,00FF ;REGS D/E POINT TO 2 BUFF
81D7	030000	E 247	JMP FADD ;ADDITION
81D9	20	248	STORE DCR L ;STORE SAMPLES IN CONSECUTIVE MEMOR. LOCATIONS
81DB	08	249	RE
81DD	13	250	INX D
81DE	12	251	STAY D
81DE	03D881	252	JMP STORE

253  
 254 NAME ATEST - ANGLE TEST  
 255 INPUTS: D,E - 800 NUMBER REPRESENTING AN ANGLE IN DEGREES  
 256 OUTPUTS: CY=1 WHEN ANGLE EXCEEDS 180 DEGREE  
 257 CALLS: NOTHING  
 258 DESTROYS: PSW  
 259 DESCRIPTION: ATEST CHECKS IF 800 NUMBER BELONGS TO 0-180 RANGE

81E1	1E01	261	ATEST: MVI A,3
81E3	2A	262	CMR 0
81E4	0AE891	263	JZ AT1
81E7	09	264	RET
81E8	3E60	265	AT1: MVI A,60H
81EA	2B	266	CMR E
81EB	09	267	RET

268  
 269 NAME: BINB00 - CONVERT B00 INTO BINARY  
 270 INPUTS: A - B00 NUMBER TO BE CONVERTED  
 271 OUTPUTS: A - RESULTING BINARY NUMBER  
 272 CALLS: NOTHING  
 273 DESTROYS: H,L  
 274 DESCRIPTION: BINB00 CONVERTS TWO DIGIT B00 NUMBER IN ACCUMULATOR INTO

POOR COPY  
 COPIE DE QUALITEE INFERIEURE

LOC	OBJ	LINE	SOURCE STATEMENT
		275	A NATURAL BINARY FORMAT
		276	
81E0	6F	277	BINB00 MOV E,A ;SAVE B00 DIGIT IN L
81E0	E68F	278	ANI 8FH ;SELECT LS DIGIT AND
81E1	67	279	MOV H,A ;SAVE IT IN H
81F8	7D	280	MOV A,L ;GET B00 DIGIT BACK
81F1	E6FA	281	ANI 8FAH ;SELECT MS DIGIT AND
81F3	8F	282	RRC ;MULTIPLY IT BY TEN
81F4	8F	283	RRC
81F5	8F	284	MOV E,A
81F6	8F	285	RRC
81F7	8F	286	RRC
81F8	85	287	ADD E
81F9	87	288	RLC
81FA	84	289	ADD H ;ADD LS DIGIT
81FB	09	290	RET
		291	-----
		292	NAME: DAF - DISPLAY IN DATA FIELD
		293	INPUTS: H,L - ADDRESS OF CHARACTERS TO BE DISPLAYED
		294	OUTPUTS: NONE
		295	CALLS: .OUTPUT
		296	DESTROYS: A,B,C,D,E,H,L
		297	DESCRIPTION: DAF PREPARES PARAMETERS FOR OUTPUT AND POINTS TO CHARACTERS
		298	CHARACTERS POINTED BY H,L IN ADDRESS FIELD
		299	-----
81FC	8F	300	DAF: XRA A ;USE ADDRESS FIELD
81FD	47	301	MOV B,A ;NO DECIMAL INDICATOR
81FE	0B4064	302	IMP .OUTPUT ;OUTPUT FOR DISPLAY
		303	-----
		304	NAME: DATIN - INPUT DATA
		305	INPUTS: NONE
		306	OUTPUTS: NONE
		307	CALLS: ATEST, DAF, ETEST, PUTB00, RMUL, RSET, RSTOR, UPDATE
		308	DESTROYS: A,B,C,D,E,H,L
		309	DESCRIPTION: DATIN READS STARTING VALUE OF DIFFERENT VARIABLES FROM THE
		310	KEYBOARD. EACH VALUE IS TESTED FOR ADMISSIBLE RANGE. OVERFLOW
		311	AND STOPPED IN MEMORY IN FLOATING POINT AND/OR BCD FORMAT
		312	-----
9201	010027	313	DATIN: LXI B,FP0 ;INITIALIZE B0
9204	05	314	PUSH B
9205	010000	315	LXI B,0
9208	0D0000	316	CALL FEET
9209	21A165	317	DAT1: LXI H,ONE ;INTERLAY ONE IN DATA FIELD
920E	0D6F83	318	CALL DDF
9211	261727	319	LHLD WELP0 ;GET WELP0
9214	0D7865	320	CALL UPDATE ;UPDATE WELP0
9217	023382	321	JNZ REP1 ;INVALID DATA - REPEAT
921A	8F	322	XRA A ;IF WELP0<00 - REPEAT
921B	8A	323	CMR D
921C	023382	324	JNZ REP1
921F	3E30	325	MVI A,30H
9221	88	326	CMF E
9222	0A3382	327	JC REP1
9225	EB	328	XCHG ;STORE UPDATED VALUE
9226	221727	329	SHLD WELP0

POOR COPY  
COPIE DE QUALITEE INFERIEURE

LOC	OBJ	LINE	SOURCE STATEMENT
8229	EB	330	XCHG
822A	214F27	331	LXI H,VELREC: POINTER TO MEMORY
822D	0DF983	332	CALL FLTBCD :CONVERT INTO FFF AND STAGE
8230	033082	333	JMP DATA2
8233	210000	334	REP1: LXI H,0 :SET VELREC=0
8236	221F27	335	SHLD VELPB
8239	030882	336	JMP DATA1 :TRY AGAIN
823C	21A385	337	DATA2: LXI H,TWO :DISPLAY TWO IN DATA FIELD
823F	0D6F83	338	CALL DDF
8242	2A1B27	339	LHLD VELTB :GET VELTAP
8245	0D7085	340	CALL UPDATE
8248	026482	341	JNC REP3
824B	AF	342	XRA A :IF VELTAP=0 :REPEAT
824C	BA	343	CMP 0
824D	026482	344	JNZ REP2
8250	3E20	345	MVI A,20H
8252	8B	346	CMP E
8253	0A6482	347	JC REP2
8256	EB	348	XCHG
8257	221B27	349	SHLD VELTB
825A	EB	350	XCHG
825B	215327	351	LXI H,VELTAP
825E	0DF983	352	CALL FLTBCD
8261	030882	353	JMP DATA1
8264	210000	354	REP2: LXI H,0 :SET VELTAP=0
8267	221B27	355	SHLD VELTB
826A	033082	356	JMP DATA2
826D	21A585	357	DATA3: LXI H,THREE :DISPLAY THREE IN DATA FIELD
8270	0D6F83	358	CALL DDF
8273	2A1B27	359	LHLD RANGEB :GET RANGE
8276	0D7085	360	CALL UPDATE :UPDATE RANGE IN HUNDREDS OF YARDS
8279	02B382	361	JNZ REP3
827D	AF	362	XRA A :IF RANGEB OR RANGEC=0 : REPEAT
827E	BA	363	CMP 0
827F	02B682	364	JNZ L1
8281	3E07	365	MVI A,7
8282	8B	366	CMP E
8284	02B382	367	JNC REP3
8287	039982	368	JMP OK
828A	3E07	369	L1: MVI A,7
828C	BA	370	CMP 0
828D	0A8382	371	JC REP3
8290	02B682	372	JNZ OK
8293	3E20	373	MVI A,20H
8295	8B	374	CMP E
8296	0A8382	375	JC REP3
8299	EB	376	OK: XCHG
829A	221B27	377	SHLD RANGEB
829D	EB	378	XCHG
829E	215727	379	LXI H,RANGE
82A1	0DF983	380	CALL FLTBCD :CONVERT INTO FFF
82A4	11C985	381	LXI D,F100 :MULTIPLY BY HUNDRED
82A7	0D0000	E 382	CALL FMUL
82AA	115727	383	LXI D,RANGE
82AD	0D0000	E 384	CALL FSTOR :STORE

LOC	OBJ	LINE	SOURCE STATEMENT
8280	038082	385	JMP DATA4
8283	21A000	386	REPS: LXI H,0 ;SET RANGE=0
8285	221B27	387	SHLD RANGES
8289	038082	388	JMP DATA3
828C	21A785	389	DATA4: LXI H,FOUR ;DISPLAY FOUR IN DATA FIELD
828F	006F83	390	CALL DDF
82C2	2A1D27	391	LHLD ANGLEB ;GET ANGLE
82C5	0D7885	392	CALL UPDATE
82C8	02DF82	393	JNZ REP4
82CB	00E181	394	CALL ATEST
82CE	0A0F82	395	JC REP4 ;INVALID DATA - REPEAT
82D1	EB	396	XCHG
82D2	221D27	397	SHLD ANGLEB
82D5	EB	398	XCHG
82D6	215B27	399	LXI H,ANGLE
82D9	00F983	400	CALL FLTBCD
82DC	03E882	401	JMP DATA5
82DF	21A000	402	REP4: LXI H,0 ;SET ANGLE=0
82E2	221D27	403	SHLD ANGLEB
82E5	038082	404	JMP DATA4
82E8	21A985	405	DATA5: LXI H,FIVE ;DISPLAY FIVE IN DATA FIELD
82EB	006F83	406	CALL DDF
82EE	2A1F27	407	LHLD ALPHA8 ;GET ALPHA
82F1	0D7885	408	CALL UPDATE
82F4	028883	409	JNZ REP5
82F7	00E181	410	CALL ATEST
82FA	0A0882	411	JC REP5
82FD	EB	412	XCHG
82FE	221F27	413	SHLD ALPHA8
8301	EB	414	XCHG
8302	215F27	415	LXI H,ALPHA
8305	00F983	416	CALL FLTBCD
8308	031483	417	JMP DATA5
830B	21A000	418	REP5: LXI H,0 ;SET ALPHA=0
830E	221F27	419	SHLD ALPHA8
8311	03E882	420	JMP DATA5
8314	21A985	421	DATA6: LXI H,SIX ;DISPLAY SIX IN DATA FIELD
8317	006F83	422	CALL DDF
831A	2A2127	423	LHLD ENLOP ;GET ENLOP
831D	0D7885	424	CALL UPDATE
8320	027983	425	JNZ REP6
8323	AF	426	XRA A ;SET ACCUMULATOR TO ZERO
8324	BA	427	CMP D ;HIGH ORDER BYTE CONTAINS ZERO ?
8325	023983	428	JNZ REP6 ;NO - ERROR
8328	88	429	CMP E ;LOW ORDER BYTE CONTAINS ZERO ?
8329	0A3983	430	JZ REP6 ;YES - ERROR
832C	3E03	431	MVI A,3
832E	88	432	CMP E ;LOW ORDER BYTE GREATER THAN THREE ?
832F	0A3983	433	JC REP6 ;YES - ERROR
8332	EB	434	XCHG ;OK - STORE
8333	222127	435	SHLD ENLOP
8336	034283	436	JMP DATA7
8339	21A000	437	REP6: LXI H,0 ;SET ENLOP=0
833C	222127	438	SHLD ENLOP
833F	031483	439	JMP DATA6

POOR COPY  
COPIE DE QUALITEE INFERIEURE



LOC	OBJ	LINE	SOURCE STATEMENT
8342	21A095	440	DATA7 LXI H,SEVEN ;DISPLAY SEVEN IN DATA FIELD
8345	0D5F83	441	CALL DDF
8348	2A2327	442	LALD WSNDB ;GET W SOUND
8348	0D7085	443	CALL UPDATE
834E	026683	444	JNZ REP7
8351	3E99	445	MVI A,8AH ;TEST FOR DECIMAL NUMBER
8353	8A	446	CMP B
8354	0A6683	447	JC REP7
8357	8B	448	CMP E
8358	0A6682	449	JC REP7
835E	EB	450	MOVB
835C	222327	451	SHLD WSNDB
835F	EB	452	MOVB
8360	21A327	453	LXI H,W SOUND
8363	03F983	454	INP - ;RTD00 ;CONVERT INTO FRF
8366	210000	455	REP7 LXI H,0 ;SET W SOUND=0
8369	222327	456	SHLD WSNDB
836C	034283	457	INP DATA7
		458	-----
		459	NAME: DDF - DISPLAY IN DATA FIELD
		460	INPUTS: H,L - ADDRESS OF CHARACTERS TO BE DISPLAYED
		461	OUTPUTS: NONE
		462	CALLS: OUTPUT
		463	DESTROYS: A,B,C,D,E,H,L
		464	DESCRIPTION: DDF PREPARES PARAMETERS FOR OUTPUT SUBROUTINE TO DISPLAY
		465	CHARACTERS POINTED BY H,L IN DATA FIELD
		466	-----
836F	8F	467	DDF: MVA A;
8372	47	468	MOV B,A ;NO DECIMAL INDICATOR-
8371	8C	469	INP A ;USE DATA FIELD
8372	034084	470	INP OUTPUT ;OUTPUT FOR DISPLAY
		471	-----
		472	NAME: ECHO - RETURN SIGNAL
		473	INPUTS: NONE
		474	OUTPUTS: NONE
		475	CALLS: NOTHING
		476	DESTROYS: A,B,C,D,E,H,L
		477	DESCRIPTION: ECHO OUTPUTS EVSEC,ODSEC,NFREQ,NELDEL,NOLDEL,ENRND AND
		478	ODAMP TO THE OUTPUT PORTS
		479	-----
8375	3A7F27	480	ECHO: LDA EVSEC ;LOAD EVEN SECTOR ADDRESS TO OUTPUT PORT
8376	D32E	481	OUT EVSP
837A	3A8027	482	LDA ODSEC ;LOAD ODD SECTOR ADDRESS TO OUTPUT PORT
837D	D32B	483	OUT ODSP
837F	3A8327	484	LDA NFREQ ;LOAD FREQUENCY TO OUTPUT PORT
8382	D329	485	OUT FRDP
8384	21A227	486	LXI H,NOLDEL ;LOAD LEFT ODD DELAY AND LEFT EVEN DELAY
8387	3A8127	487	LDA NELDEL ;LTO OUTPUT PORT
838A	87	488	RLC
838B	87	489	RLC
838C	87	490	RLC
838D	87	491	RLC
838E	86	492	ADD H
838F	D321	493	OUT DELP
8391	1611	494	MVI D,17 ;LOAD ODD AND EVEN AMPLITUDES TO OUTPUT

POOR COPY  
COPIE DE QUALITEE INFERIEURE

LOC OBJ LINE SOURCE STATEMENT

```

8393 212627 495 LXI H,00AMP ;POINT FOR ENERGY SENSE
8394 212527 496 LXI B,EVAMP
8395 00 497 SAMPLE: LDAX B
8396 07 498 RLC
8397 07 499 RLC
8398 07 500 RLC
8399 07 501 RLC
839E 06 502 ADD M
839F 0322 503 OUT AMPD
83A1 15 504 DCR B
83A2 08 505 RZ
83A3 1505 506 MVI B,5
83A5 2E09 507 DLY MVI A,009H
83A7 30 508 DCR B
83A8 02A782 509 JNZ 5-1
83AB 10 510 DCR B
83AC 02A583 511 JNZ DLY
83AF 23 512 INX H
83B0 03 513 INX B
83B1 019983 514 JMP SAMPLE
    
```

```

515 -----
516 :NAME: ERR1 & ERR2 & ERR3 - ERRORS
517 :INPUTS: NONE
518 :OUTPUTS: NONE
519 :CALLS: DAF, DAF
520 :DESTROYS: A,B,C,D,E,H,L
521 :DESCRIPTION: THIS TWO ENTRY SUBROUTINE DISPLAYS ERROR MESSAGE AND WAITS
522 : COMPUTER TO WAIT FOR RESET SIGNAL
523
    
```

```

83B4 21A185 524 ERR1: LXI H,ONE ;DISPLAY ONE IN DATA FIELD
83B5 03C383 525 JMP 5+12
83B6 21A385 526 ERR2: LXI H,TWO ;DISPLAY TWO IN DATA FIELD
83B7 03C383 527 JMP 5+6
83C0 21A585 528 ERR3: LXI H,THREE ;DISPLAY THREE IN DATA FIELD
83C1 0D6F82 529 CALL DCF
83C6 21B585 530 LXI H,ERROR ;DISPLAY ERR IN ADDRESS FIELD
83C9 0D6F81 531 CALL DAF
83CC F3 532 GI
83CD 76 533 HLT
    
```

```

534 -----
535 :NAME: EXPAND - EXPAND 800 NUMBER FOR DISPLAY
536 :INPUT: D,E - 4 DIGIT 800 NUMBER
537 :OUTPUT: H,L - ADDRESS OF OUTPUT BUFFER
538 :CALLS: NOTHING
539 :DESTROYS: A,H,L
540 :DESCRIPTION: EXPAND EXPANDS 4-DIGIT 800 NUMBER INTO 4 BYTES EACH
541 : 800 DIGIT IS PLACED IN THE LOW ORDER NIBBLE OF A BYTE
542 : WHOSE HIGH ORDER NIBBLE IS SET TO ZERO WHEN DIGIT IS
543 : A LEADING ZERO. IT IS REPLACED WITH BLANK. THE RESULTING
544 : BYTE IS STORED IN THE OUTPUT BUFFER
545
    
```

POOR COPY  
COPIE DE QUALITEE INFERIEURE

```

83CE 05 546 EXPAND: PUSH B
83CF 060A 547 MVI B,10 ;INITIALIZE B WITH BLANK FOR LEADING ZEROS
83D1 21F927 548 LXI H,0BUFF ;POINTER TO OUTPUT BUFFER
83D4 4A 549 MOV C,D ;CONVERT D2 & D3 INTO SINGLE CHARACTERS
    
```

LOC	OBJ	LINE	SOURCE STATEMENT
8305	0DE293	559	CALL CNVRT
8306	23	554	INX H ;UPDATE POINTER
8309	48	552	MOV C,E ;CONVERT D1 & D0 INTO SINGLE CHARACTER
830A	0DE293	553	CALL CNVRT
830D	21F927	554	LXI H,BUFF ;RETURN ADDRESS OF OUTPUT BUFFER, D1 & D0
830E	01	555	POP B
8311	09	556	RET
8312	79	557	MOV A,C ;CONVERT 4 HIGH ORDER BITS
8313	8F	558	RRC
8314	8F	559	RRC
8315	8F	560	RRC
8316	8F	561	RRC
8317	0DE083	562	CALL CNVRT
8318	23	563	INX H ;UPDATE POINTER
831B	79	564	MOV A,C ;CONVERT 4 LOW ORDER BITS
831C	E68F	565	ANI 0FH ;MASK OUT 4 HIGH ORDER BITS
831E	02F593	566	JNZ CNV1 ;SKIP IF CHARACTER NOT EQUAL ZERO
831F	79	567	MOV A,B ;GET ABSOLUTE REPRESENTATION OF ZERO
8322	03F793	568	INP ;GET 800 CHARACTER W/O ZERO
8325	8680	569	MOV A,B ;GET 8-0 FOR NOT LEADING ZERO
8327	77	570	MOV M,A ;SEND CHARACTER TO OUTPUT BUFFER
8329	09	571	RET

572  
 573 :NAME: FLT800  
 574 :INPUTS: D,E - FOUR DIGIT 800  
 575 : H,L - ADDRESS OF RESULT  
 576 :OUTPUTS: NONE  
 577 :CALLS: FLTDS, FSTOR  
 578 :DESTROYS: A,B,C,D,E,H,L  
 579 :DESCRIPTION: FLT800: CONVERT 800 DIGIT INTO FLOATING POINT FORMAT.  
 580

83F9	E5	581	FLT800: PUSH H ;SAVE ADDRESS OF RESULT ON STACK
83FA	78	582	MOV A,E ;GET TWO LOWER DIGITS
83FB	0DE081	583	CALL BIN800 ;CONVERT INTO BINARY
83FE	4F	584	MOV C,A ;SAVE IN C
83FF	7A	585	MOV A,D ;GET TWO HIGHER DIGITS
8400	0DE081	586	CALL BIN800 ;CONVERT INTO BINARY AND
8401	002084	587	CALL MSH ;MULTIPLY BY HUNDRED
8405	79	588	MOV A,C ;ADD LOWER BYTE
8407	85	589	ADD L
8408	6F	590	MOV L,A
8409	7C	591	MOV A,H
840A	0E80	592	ADI 0
840C	67	593	MOV H,A
840D	221327	594	SHLD TEMP ;STORE IN TEMP
8410	210000	595	LXI H,0 ;CLEAR TWO HIGHER BYTES OF A STANDARD INTEGER FORMAT
8413	221527	596	SHLD TEMP+2
8416	010027	597	LXI B,FPB ;POINTER TO FPB
8419	141327	598	LXI D,TEMP ;CONVERT INTO FPB
841C	000000	E 599	CALL FLTDS
841F	D1	600	POP D ;RETRIEVE ADDRESS OF RESULT
8420	030000	E 601	JMP FSTOR

602  
 603 :NAME: ININT - INPUT INTERRUPT ROUTINE  
 604 :INPUTS: NONE

LOC	OBJ	LINE	SOURCE STATEMENT
		605	OUTPUTS: NONE
		606	CALLS: NOTHING
		607	DESTROYS: NOTHING
		608	DESCRIPTION: ININT IS ENTERED WHEN SOME ROUTINE IS WAITING FOR A
		609	CHARACTER AND THE USER HAS PRESSED A KEY ON THE KEYBOARD.
		610	THE INPUT CHARACTER IS STORED IN THE INPUT BUFFER
		611	
8423	E5	612	ININT: PUSH H
8424	F5	613	PUSH PSW
9425	210019	614	LMI H,CTRL ADDRESS FOR CONTROL CHARACTER OUTPUT
9426	3648	615	MVI M,READ OUTPUT CONTROL CHARACTER FOR READING FROM KEYBOARD
8428	25	616	POP H ADDRESS FOR CHARACTER INPUT
8428	7E	617	MOV A,M READ A CHARACTER
842D	E53F	618	ANI 2FH ZERO TWO HIGH ORDER BITS
842E	32FE27	619	STA INBUF STORE CHARACTER IN INPUT BUFFER
8431	F1	620	POP PSW
8432	E1	621	POP H
8433	C9	622	RET
		623	
		624	NAME: INSDG - INSERT DIGIT
		625	INPUTS: A - BCD DIGIT TO BE INSERTED
		626	D,E - BCD NUMBER
		627	OUTPUTS: D,E - BCD NUMBER WITH DIGIT INSERTED
		628	CALLS: NOTHING
		629	DESTROYS: A
		630	DESCRIPTION: INSDG SHIFTS THE CONTENTS OF D,E LEFT 4 BITS AND INSERTS
		631	THE BCD DIGIT IN A IN THE EMPTY POSITION
		632	
8434	EB	633	INSDG: XCHG ;EXCHANGE D,E WITH H,L
8435	29	634	DAD H ;SHIFT H,L LEFT 4 BITS
8436	29	635	DAD H
8437	29	636	DAD H
8438	29	637	DAD H
8439	B5	638	ORA L
843A	6F	639	MOV L,A
843B	EB	640	XCHG ;EXCHANGE BCDY
843C	C9	641	RET
		642	
		643	NAME: MBH - MULTIPLY BY HUNDRED
		644	INPUTS: A - NUMBER TO BE MULTIPLIED
		645	OUTPUTS: H,L - MULTIPLIED NUMBER
		646	CALLS: NOTHING
		647	DESTROYS: D,E,H,L
		648	DESCRIPTION: MBH MOVES A BINARY NUMBER IN ACCUMULATOR INTO H,L AND
		649	MULTIPLIES IT BY HUNDRED
		650	
843D	6F	651	MBH: MOV L,A ;MOV BINARY NUMBER (BN) TO H,L
843E	2600	652	MVI H,2
8440	29	653	DAD H
8441	29	654	DAD H ;BN*4
8442	54	655	MOV D,H ;SAVE (BN*4) IN D,E
8443	5D	656	MOV E,L
8444	29	657	DAD H
8445	29	658	DAD H
8446	29	659	DAD H ;BN*32

POOR COPY  
COPIE DE QUALITEE INFERIEURE

LOC	OBJ	LINE	SOURCE STATEMENT
8447	8B	660	XCHG            BN+20 IN D E   BN+4 IN H L
8448	19	661	DAD            D            BN+20
8449	8B	662	XCHG            BN+20 IN D E   BN+20 IN H L
844A	22	663	DAD            H            BN+24
844B	19	664	DAD            D            BN+100
844C	02	665	RET
-----			
		667	NAME:        OUTPUT - OUTPUT CHARACTERS TO DISPLAY
		668	INPUTS:     R - DISPLAY FLAG - 0=USE ADDRESS FIELD
		669	1=USE DATA FIELD
		670	H.L - ADDRESS OF CHARACTERS TO BE OUTPUT
		671	OUTPUTS:    NONE
		672	CALLS:      NOTHING
		673	DESTROYS:   R, D, E, H, L
		674	DESCRIPTION: OUTPUT SENDS CHARACTERS TO THE DISPLAY EITHER 1 CHARACTER
		675	ARE SENT TO THE DATA FIELD, OR 4 CHARACTERS ARE SENT TO THE
		676	ADDRESS FIELD, DEPENDING ON THE DISPLAY FLAG
		677	
844D	8F	678	OUTPUT:     R/D            1=USE DATA FIELD
844E	0A5884	679	JC            O/P1        1=USE - GO SET UP TO USE DATA FIELD
8451	8E84	680	MVI           C, 4        1=NO - COUNT FOR ADDRESS FIELD
8452	3E90	681	MVI           R, DISPC   :CONTROL CHARACTER FOR OUTPUT TO ADDRESS FIELD
8453	035084	682	JMP           M            1=SKIP
8454	8E82	683	O/P1        MVI           C, 2        1=COUNT FOR DATA FIELD
8455	3E94	684	MVI           R, DISPD   :CONTROL CHARACTER FOR OUTPUT TO DATA FIELD
8456	320019	685	STA           CNTRL
845F	7E	686	O/P2        MOV           R, M        1=GET OUTPUT CHARACTER
8460	8B	687	XCHG                 1=SAVE CHARACTER ADDRESS IN D E
8461	218285	688	LXI           H, CHARTB   :TRANSLATING TABLE BASE ADDRESS
8464	85	689	ADD           L            1=USE OUTPUT CHARACTER AS A POINTER TO CHARTB
8465	8F	690	MOV           L, R
8466	7C	691	MOV           R, H
8467	0E00	692	ADI           0
8468	87	693	MOV           H, R
846A	7E	694	MOV           R, M        1=GET DISPLAY FORMAT CHARACTER FROM TABLE
846B	2F	695	CMA                 1=COMPLEMENT IT AND SEND TO THE DISPLAY
846C	320018	696	STA           DEPLY
846F	80	697	DCR           C            1=ANY MORE OUTPUT CHARACTERS
8470	08	698	RZ                 1=NO - RETURN
8471	8B	699	XCHG                 1=RETRIEVE CHARACTER ADDRESS IN H, L
8472	23	700	INX           H            1=NEXT OUTPUT CHARACTER
8473	025F84	701	JMP           O/P2        1=GO PROCESS ANOTHER CHARACTER
		702	
		703	NAME:        RDKBD - READ KEYBOARD
		704	INPUTS:     NONE
		705	OUTPUTS:    R - CHARACTER READ FROM KEYBOARD
		706	CALLS:      NOTHING
		707	DESTROYS:   R, H, L
		708	DESCRIPTION: RDKBD DETERMINES WHETHER OR NOT THERE IS A CHARACTER IN
		709	THE INPUT BUFFER. IF NOT, RDKBD ENABLES INTERRUPT AND
		710	LOOPS UNTIL THE INPUT INTERRUPT ROUTINE STORES A CHARACTER
		711	IN THE BUFFER. WHEN THE BUFFER CONTAINS A CHARACTER, RDKBD
		712	FLAGS THE BUFFER AS EMPTY AND RETURNS THE CHARACTER IN
		713	ACCUMULATOR.
		714	

POOR COPY  
COPIE DE QUALITEE INFERIEURE

```

LOC OBJ      LINE      SOURCE STATEMENT
8476 21FE27   715 PDKBD: LXI    H,IBUFF ; POINTER TO INPUT BUFFER
8479 7E       716      MOV    R,M    ; GET BUFFER CONTENTS
847A A7       717      ANA    R      ; IS A CHARACTER AVAILABLE?
847B F28284   718      JP     EXIT  ; YES - EXIT FROM LOOP
847E FB       719      EI     ; NO - READY FOR CHARACTER FROM KEYBOARD
847F C37584   720      JMP    PDKBD
8482 2688     721 EXIT: MVI    M,EMPTY ; SET BUFFER EMPTY FLAG-
8484 F3       722      DI     ; RETURN WITH INTERRUPTS DISABLED
8485 C9       723      RET

```

```

-----
724 ;
725 ; NAME      REPTIM - REPETITION TIME
726 ; INPUTS:   NONE
727 ; OUTPUTS:  NONE
728 ; CALLS:    FDIV,FLD5,FGTOP
729 ; DESTROYS: A,B,C,D,E,H,L
730 ; DESCRIPTION: REPTIM COMPUTES A REPETITION TIME FOR PULSES PRESENTED TO
731 ;               THE SID AT THE CPU.
732 ;

```

```

8486 21FFFF   733 REPTIM: LXI    H,0FFFFH ; SET TSYNC = 0.0 FF. PULSE PERIOD
8489 224827   734      SHLD  TSYNC
848C 23       735      INX   H
848D 224027   736      SHLD  TSYNC+2
8488 28       737      RIM   ; CHECK WHETHER PULSE IS PRESENT OR NOT
8491 07       738      RLC
8492 029884   739      JNC   $-3 ; WAIT UNTIL PULSE ARRIVES
8495 CDB584   740      CALL  MILSEC ; COUNT MILLISECDS STARTING FROM ZERO
8498 DA9584   741      JC    $-3 ; CONTINUE UNTIL PULSE DISAPPEARS
849B CDB584   742      CALL  MILSEC ; CONTINUE UNTIL NEXT PULSE ARRIVES
849E 029884   743      JNC   $-3
84A1 010027   744      LXI  B,FBP ; CONVERT TSYNC INTO FBP
84A4 114827   745      LXI  D,TSYNC
84A7 CD0000   E 746      CALL  FLD5
84AA 11D185   747      LXI  D,F1000 ; EXPRESS TSYNC IN SECONDS
84AD CD0000   E 748      CALL  FDIV
84B0 114827   749      LXI  D,TSYNC ; STORE IN MEMORY
84B3 CD0000   E 750      JMP    FSTOR
84B6 2A4827   751 MILSEC: LHLD  TSYNC ; COUNT TIME
84B9 23       752      INX   H
84BA 224827   753      SHLD  TSYNC
84BD CD0684   754      CALL  WAIT ; WAIT OUT ONE MILLISECOND
84C0 28       755      RIM   ; SAMPLE SID
84C1 07       756      RLC
84C2 00       757      NOP
84C3 00       758      NOP
84C4 00       759      NOP
84C5 C9       760      RET
84C6 3E40     761 WAIT: MVI    A,40H ; LOOP FOR ONE MILLISECOND
84C8 E3       762      XTHL
84C9 E3       763      XTHL
84CA 3D       764      DCR   A
84CB C2D884   765      JNZ  WAIT+2
84CE C9       766      RET

```

```

767 ;
768 ; NAME:     SETTIM - SET TIMER
769 ; INPUTS:   NONE

```

POOR COPY  
COPIE DE QUALITEE INFERIEURE

LOC	OBJ	LINE	SOURCE STATEMENT
		770	:OUTPUTS: NONE
		771	:CALLS: FINSD, FLOAD, FMUL, FSUB
		772	:DESTROYS: A, B, C, D, E
		773	:DESCRIPTION: SETTIM COMPUTES AND OUTPUTS TIMER COUNT FOR TRANGE
		774	
84CF	010027	775	SETTIM: LNI B, FPP :POINTER TO FPP
84D2	119527	776	LNI D, TE :COMPUTE TRANGE IN SECONDS
84D5	CD0000	E 777	CALL FLOAD
84D8	114727	778	LNI D, TIME
84DB	CD0000	E 779	CALL FSUB
84DE	110D85	780	LNI D, F400 :MULTIPLY BY 400 TO COUNT WITH 400 Hz CLOCK
84E1	CD0000	E 781	CALL FMUL
84E4	111E27	782	LNI D, TEMP :CONVERT INTO INTEGER
84E7	CD0000	E 783	CALL FINSD
84EA	3A1427	784	LDA TEMP+1 :GET HIGH ORDER BYTE OF TIMER COUNT
84ED	E63F	785	ANI 3FH :SINGLE SQUARE WAVE MODE
84EF	D32D	786	OUT ETIMH :SET HIGH ORDER BYTE OF TIMER COUNT
84F1	3A1E27	787	LDA TEMP :GET LOW ORDER BYTE OF TRANGE
84F4	D32D	788	OUT ETIML :SET LOW ORDER BYTE OF TIMER COUNT
84F6	09	789	RET
		790	-----
		791	:NAME: SYNINT - TSYNC INTERRUPT ROUTINE
		792	:INPUTS: NONE
		793	:OUTPUTS: NONE
		794	:CALLS: NOTHING
		795	:DESTROYS: NOTHING
		796	:DESCRIPTION: SYNINT STARTS THE TIMER AND TAKES CARE ABOUT THE ORDER IN
		797	THE INTERRUPT SEQUENCE
		798	
84F7	F5	799	SYNINT: PUSH PSW
84F8	2E0F	800	MVI A, TSTPT :START TIMER
84FA	D328	801	OUT ECSR
84FC	3A1227	802	LDA FLAG
84FF	17	803	RAL :TSYNC FLAG CLEARED
8500	0A8483	804	JD ERR1 :NO. ERROR 1 = REPETITION TIME OF PERIODIC SIGNAL
8503	37	805	STC :SET TSYNC FLAG
8504	1F	806	RAR
8505	321227	807	STA FLAG
8508	F1	808	POP PSW
8509	09	809	RET
		810	-----
		811	:NAME: TIMINT - TIMER INTERRUPT ROUTINE
		812	:INPUTS: NONE
		813	:OUTPUTS: NONE
		814	:CALLS: ECHO
		815	:DESTROYS: A, B, C, D, E, H, L
		816	:DESCRIPTION: TIMINT GENERATES START PULSE FOR THE CLOCK CIRCUITRY
		817	AND SIMULATES RETURN SIGNAL
		818	
850A	3E4F	819	TIMINT: MVI A, TSTOP :STOP TIMER
850C	D328	820	OUT ECSR
850E	3E08	821	MVI A, HOUT :SET START PULSE
8510	30	822	SIM
8511	CD7583	823	CALL ECHO :SIMULATE RETURN SIGNAL
8514	3E40	824	MVI A, LOUT :RESET START PULSE

LOC	OBJ	LINE	SOURCE STATEMENT
8515	30	825	STM
8517	AF	825	XRA A ;RESET TSHNO FLAG
8518	121227	827	STA FLAG
8518	09	828	RET
		829	
		830	NAME: UNITS - EXPRESS DATA IN APPROPRIATE UNITS
		831	INPUTS: NONE
		832	OUTPUTS: NONE
		833	CALLS: FLOAD, FMUL, F0000, FSTOP, RECPOL
		834	DESTROYS: A, B, C, D, E, H, L
		835	DESCRIPTION: UNITS CONVERTS DIFFERENT DATA INTO APPROPRIATE UNITS IN
		836	RECTANGULAR COORDINATES
		837	
8510	010027	838	UNITS: LXI B, F00
851F	110585	839	LXI D, 01 ;CONVERT VELTAR FROM KNOTS INTO MARCH/SEC
8522	000000	E 840	CALL FLOAD
8525	115327	841	LXI D, VELTAR
8528	000000	E 842	CALL FMUL
8528	000000	E 843	CALL FSTOP
852E	110585	844	LXI D, 01 ;CONVERT VEPED FROM KNOTS INTO MARCH/SEC
8531	000000	E 845	CALL FLOAD
8534	114F27	846	LXI D, VEPED
8537	000000	E 847	CALL FMUL
853A	000000	E 848	CALL FSTOP
853D	110985	849	LXI D, 00EF ;CONVERT ANGLE INTO RADIANS
8540	000000	E 850	CALL FLOAD
8543	115E27	851	LXI D, ANGLE
854E	000000	E 852	CALL FMUL
8549	000000	E 853	CALL FSTOP
854C	110985	854	LXI D, 00EF ;CONVERT ALPHA INTO RADIANS
854F	000000	E 855	CALL FLOAD
8552	115F27	856	LXI D, ALPHA
8555	000000	E 857	CALL FMUL
8558	000000	E 858	CALL FSTOP
855B	112985	859	LXI D, 00F0 ;CONVERT W SOUND INTO MARCH/SEC
855E	000000	E 860	CALL FLOAD
8561	115327	861	LXI D, W SOUND
8564	000000	E 862	CALL FMUL
8567	000000	E 863	CALL FSTOP
856A	000000	E 864	CALL F0000 ;SYSTEM CALL PROCEEDING ANY SOFTWARE INTERRUPTS
856D	030000	E 865	JMP RECPOL
		866	
		867	NAME: UPDATE - UPDATE STARTING VALUE
		868	INPUTS: H, L - BCD NUMBER TO BE UPDATED
		869	OUTPUTS: D, E - UPDATED NUMBER
		870	CALLS: DAF, EXPAND, INSDG, R0XED
		871	DESTROYS: A, D, E, H, L
		872	DESCRIPTION: UPDATE DISPLAYS A FORMER STARTING VALUE IN ADDRESS FIELD
		873	AND UPDATES IT ACCORDING TO WHAT'S TYPED IN FROM THE KEYBOARD
		874	ACCEPTED ARE FOUR LAST DECIMAL NUMBERS BEFORE THE KEY IS
		875	PRESSED. LEADING ZEROS ARE BLANKED OUT
		876	
8570	EB	877	UPDATE: XCHG ;MOVE BCD NUMBER TO D, E
8571	00CE23	878	CALL EXPAND ;EXPAND THIS FOR DISPLAY
8574	D5	879	PUSH D



LOC	OBJ	LINE	SOURCE STATEMENT
8575	00F081	880	CALL DAF
8578	01	881	POP D
8579	007684	882	GCHAR: CALL ROKBD READ KEYBOARD
857C	FEA8	883	CP1 0AH IS CHARACTER A DECIMAL DIGIT
857E	028F85	884	JNC NDEC NO - GO CHECK FOR TERMINATOR
8581	003484	885	CALL INSDG INSERT NEW DIGIT
8584	00CE81	886	CALL EXPAND EXPAND BCD NUMBER FOR DISPLAY
8587	05	887	PUSH D SAVE NUMBER
8588	00F081	888	CALL DAF DISPLAY IN ADDRESS FIELD
858B	01	889	POP D RESTORE NUMBER
858D	037885	890	JMP DCHRR GO GET NEXT CHARACTER
858F	FEA8	891	NDEC: CP1 0AH WAS LAST CHARACTER REE
8591	08	892	RET IF EQ. RETURN WITH 0

-----  
 894 TABLE FOR TRANSLATING CHARACTERS TO DISPLAY  
 -----

8592	53	896	CHARB: DB 07H 0
8593	68	897	DB 08H 1
8594	85	898	DB 09H 2
8595	74	899	DB 0AH 3
8596	86	900	DB 0BH 4
8597	06	901	DB 0CH 5
8598	07	902	DB 0DH 6
8599	78	903	DB 0EH 7
859A	77	904	DB 0FH 8
859B	76	905	DB 10H 9
859C	80	906	DB 00H BLANK
859D	97	907	DB 07H 7E
859E	85	908	DB 08H 8E (LOWER CASE)

-----  
 910 MESSAGES TO DISPLAY  
 -----

859F	0A	912	ZERO: DB 10,0
85A0	00		
85A1	0A	913	ONE: DB 10,1
85A2	01		
85A3	0A	914	TWO: DB 10,2
85A4	02		
85A5	0A	915	THREE: DB 10,3
85A6	03		
85A7	0A	916	FOUR: DB 10,4
85A8	04		
85A9	0A	917	FIVE: DB 10,5
85AA	05		
85AB	0A	918	SIX: DB 10,6
85AC	06		
85AD	0A	919	SEVEN: DB 10,7
85AE	07		
85AF	05	920	SIXTY: DB 6,0
85B0	00		
85B1	0A	921	BLANKS: DB 10,10,10,10
85B2	0A		
85B3	0A		
85B4	0A		
85B5	08	922	ERROR: DB 11,12,12,10

LOC	OBJ	LINE	SOURCE STATEMENT
8586	0C		
8587	0C		
8588	0A		
		923	-----
		924	FLOATING POINT CONSTANTS
		925	-----
8589	0A	925 F0F3	00AH, 00AH, 00AH, 0EH
858A	0A		
858B	0A		
858C	0E		
858D	00	927 F0F5	0, 0, 0, 3FH
858E	00		
858F	00		
8590	0F		
8591	0A	928 F0F6	00AH, 00AH, 20H, 0FH
8592	0A		
8593	2A		
8594	0F		
8595	00	929 F15	0, 0, 70H, 41H
8596	00		
8597	70		
8598	41		
8599	00	930 F100	0, 0, 000H, 42H
859A	00		
859B	08		
859C	42		
859D	00	931 F400	0, 0, 000H, 43H
859E	00		
859F	08		
85A0	43		
85A1	00	932 F1000	0, 0, 70H, 44H
85A2	00		
85A3	70		
85A4	44		
85A5	08	933 01	0F0H, 000H, 10H, 0FH
85A6	08		
85A7	14		
85A8	0F		
85A9	05	934 00EF	25H, 0F0H, 0EH, 70H
85AA	0A		
85AB	0E		
85AC	0C		
85AD	08	935 P1	000H, 0FH, 40H, 40H
85AE	0F		
85AF	49		
85B0	40		
85E1	0B	936 P105	000H, 0FH, 000H, 3FH
85E2	0F		
85E3	09		
85E4	0F		
85E5	E4	927 P115	0E4H, 000H, 96H, 40H
85E6	0B		
85E7	96		
85E8	40		
85E9	0B	938 P120	000H, 0FH, 000H, 40H

POOR COPY  
COPIE DE QUALITEE INFERIEURE

LOC	OBJ	LINE	SOURCE STATEMENT
85E9	0F		
85EB	09		
85ED	48		
85ED	66	939	FREQ1: DS 65H, 66H, 666H, 40H
85EE	66		
85EF	66		
85F0	48		

-----  
 2700  
 2701  
 2702  
 -----  
 DATA  
 -----

LOC	OBJ	LINE	SOURCE STATEMENT
2700		944	ORG 2700H
2700		945	FPR: DS 18 - FLOATING POINT RECORD
2712		946	FLAG: DS 1 - TSUNC FLAG
2713		947	TEMP: DS 4 - TEMPORARY STORAGE
2717		948	VELPB: DS 2 - VELEP IN BCD FORMAT
2719		949	VELTE: DS 2
271B		950	RANGE: DS 2
271D		951	ANGLE: DS 2
271F		952	ALPHA: DS 2
2721		953	ENLCP: DS 2
2723		954	VSND: DS 2
2725		955	EVAMP: DS 15
2726		956	OSAMP: DS 15
2747		957	TIME: DS 4
2748		958	TSUNC: DS 4 - REPETITION TIME OF TSUNC PULSES
274F		959	VELPE: DS 4 - VELEP IN FLOATING POINT FORMAT
2753		960	VELTAP: DS 4
2757		961	RANGE: DS 4
275B		962	ANGLE: DS 4
275F		963	ALPHA: DS 4
2763		964	VSOUND: DS 4
2767		965	XVELTA: DS 4 - X-PART OF VELTAP
276B		966	YVELTA: DS 4 - Y-PART OF VELTAP
276F		967	XINTAR: DS 4 - X COORDINATE OF TARGET
2772		968	YINTAR: DS 4 - Y COORDINATE OF TARGET
2777		969	AMPEV: DS 4
277B		970	AMP00: DS 4
277F		971	EVSEC: DS 1
2780		972	OOSEC: DS 1
2781		973	NOLDEL: DS 1
2782		974	NOLDEL: DS 1
2783		975	NFPE0: DS 2
2785		976	TA: DS 4
2789		977	TB: DS 4
278D		978	TC: DS 4
2791		979	TD: DS 4
2795		980	TE: DS 4
2799		981	XTAR2: DS 4
279D		982	Yтар2: DS 4
27A1		983	FLG: DS 1
27A2		984	XPEC1: DS 4
27F9		985	ORG 27F9H
27F9		986	OBUFF: DS 5
27FE		987	IBUFF: DS 1

```

LOC  DBT  LINE  SOURCE STATEMENT
      888
      889      END
    
```

PUBLIC SYMBOLS

EXTERNAL SYMBOLS

```

COMP1  E 0000  COMP2  E 0000  FROD  E 0000  FDIR  E 0000  F1000  E 0000  F1001  E 0000  F1002  E 0000
FMUL  E 0000  F0000  E 0000  FSET  E 0000  FSTOP  E 0000  FEVE  E 0000  F0001  E 0000
    
```

USER SYMBOLS

```

ADISP  A 0000  ALLOFF  A 0000  ALLON  A 0000  ALPHA  A 0000  ALPH00  A 0000  AMP  A 0000  ANGLE  A 0000
AMP00  A 0000  AMPP  A 0000  ANGLE  A 0000  ANGLEB  A 0000  AT1  A 0000  AT000  A 0000  AT001  A 0000
BIN000  A 0100  BLANKS  A 0000  BTIME  A 1000  BTIME  A 0000  BTIM  A 0000  BTIM0  A 0000  BTIM1  A 0000
CHARTE  A 0000  CNTRL  A 1000  CINO  A 0000  CNM1  A 0000  CNM2  A 0000  CNM3  A 0000  CNM4  A 0000  CNM5  A 0000
COMP2  E 0000  COMPUT  A 0000  DAF  A 0100  DATA1  A 0000  DAT02  A 0000  DAT03  A 0000  DAT04  A 0000
DAT05  A 0200  DAT06  A 0000  DAT07  A 0000  DAT08  A 0000  DAT09  A 0000  DAT10  A 0000  DAT11  A 0000
DLY  A 0000  DPLY  A 1000  ECHO  A 0000  E000  A 0000  E001  A 0000  E002  A 0000  E003  A 0000  E004  A 0000
ENL002  A 0000  ENL003  A 0000  E005  A 0000  E006  A 0000  E007  A 0000  E008  A 0000  E009  A 0000  E010  A 0000
ETIML  A 0000  EWAMP  A 0000  EW000  A 0000  EW001  A 0000  EW002  A 0000  EW003  A 0000  EW004  A 0000  EW005  A 0000
EXPAND  A 0000  EXP1  A 0000  EXP5  A 0000  EXP6  A 0000  EXP7  A 0000  EXP8  A 0000  EXP9  A 0000  EXP0  A 0000
F000  A 0000  F000  E 0000  FDIR  E 0000  FIVE  A 0000  F000  A 0000  F001  A 0000  F002  A 0000  F003  A 0000
FLOAD  E 0000  FLT000  A 0000  FLT00  E 0000  FSTOP  E 0000  FEVE  E 0000  F000  A 0000  F001  A 0000  F002  A 0000
FREQ01  A 0000  FROD  A 0000  FSET  E 0000  FSTOP  E 0000  FEVE  E 0000  F000  A 0000  F001  A 0000  F002  A 0000
HOUT  A 0000  ISUFF  A 0000  ININT  A 0000  IN000  A 0000  IN001  A 0000  IN002  A 0000  IN003  A 0000  IN004  A 0000
M0H  A 0000  MIL000  A 0000  M000  A 0000  M001  A 0000  M002  A 0000  M003  A 0000  M004  A 0000  M005  A 0000
O0UFF  A 0000  O0AMP  A 0000  O0000  A 0000  O000  A 0000  O001  A 0000  O002  A 0000  O003  A 0000  O004  A 0000
O0A2  A 0000  O0UT0  A 0000  O1  A 0000  O0000  E 0000  O001  A 0000  O002  A 0000  O003  A 0000  O004  A 0000
RANGED  A 0000  R0KED  A 0000  RE00  A 0000  RE000  E 0000  RE001  A 0000  RE002  A 0000  RE003  A 0000  RE004  A 0000
REP4  A 0000  REPS  A 0000  REPS  A 0000  REPS7  A 0000  REPTIM  A 0000  REPT  A 0000  REPT0  A 0000  REPT1  A 0000
SETT1H  A 0000  SEVEN  A 0000  SIMUL  A 0000  SIM  A 0000  SIM0  A 0000  SIM1  A 0000  SIM2  A 0000  SIM3  A 0000
STORE  A 0000  SYNINT  A 0000  TA  A 0000  T0  A 0000  T0  A 0000  T0  A 0000  T0  A 0000  T0  A 0000
TEMP  A 0000  THREE  A 0000  TIME  A 0000  TIMINT  A 0000  T0T00  A 0000  T0T01  A 0000  T0T02  A 0000  T0T03  A 0000
TNO  A 0000  UNITS  A 0000  UPDATE  A 0000  VEL00  A 0000  VEL000  A 0000  VEL001  A 0000  VEL002  A 0000  VEL003  A 0000
V0ND0  A 0000  V0UND  A 0000  WAIT  A 0000  W0TAR  A 0000  W000  A 0000  W001  A 0000  W002  A 0000  W003  A 0000
W0TAR  A 0000  W0TAR2  A 0000  W0LTA  A 0000  ZERO  A 0000
    
```

ASSEMBLY COMPLETE. NO ERRORS

POOR COPY  
 COPIE DE QUALITEE INFERIEURE

## REFERENCES

1. Department of National Defence, Statement of Work, Sonar Signal Injector, May 1981.
2. Department of National Defence, AN/SQS 505 Receiver Book.
3. Department of National Defence, AN/SQS 505 Transmitter Book.
4. Blake, L. V., " Radar Range-Performance Analysis ", Lexington Books, 1980.
5. Woollard, B. G., " Microprocessors and Microcomputers ", McGraw Hill Book Company, 1981.
6. Zaks, R., " Microprocessors ", Sybex Incorporated, 1977.
7. Moore, J. B., Makela, L. J., " Structured Fortran with WATFIV ", Prentice-Hall Company.
8. 8080/8085 Floating Point Arithmetic Library User's Manual.
9. MCS-80/85 Family User's Manual, October 1979.
10. SDK-85 System Design Kit User's Manual.
11. 8080/8085 Assembly Language Programming Manual.
12. The TTL Data Book for Design Engineers, Texas Instruments Incorporated.
13. Component Data Catalog, Intel, 1981.
14. Semiconductor Data Library/CMOS, Motorola Semiconductor Products Inc.