

# CANADIAN THESES ON MICROFICHE

I.S.B.N.

# THESES CANADIENNES SUR MICROFICHE



National Library of Canada  
Collections Development Branch  
  
Canadian Theses on  
Microfiche Service  
  
Ottawa, Canada  
K1A 0N4

Bibliothèque nationale du Canada  
Direction du développement des collections  
  
Service des thèses canadiennes  
sur microfiche

## NOTICE

The quality of this microfiche is heavily dependent upon the quality of the original thesis submitted for microfilming. Every effort has been made to ensure the highest quality of reproduction possible.

If pages are missing, contact the university which granted the degree.

Some pages may have indistinct print especially if the original pages were typed with a poor typewriter ribbon or if the university sent us a poor photocopy.

Previously copyrighted materials (journal articles, published tests, etc.) are not filmed.

Reproduction in full or in part of this film is governed by the Canadian Copyright Act, R.S.C. 1970, c. C-30. Please read the authorization forms which accompany this thesis.

THIS DISSERTATION  
HAS BEEN MICROFILMED  
EXACTLY AS RECEIVED

## AVIS

La qualité de cette microfiche dépend grandement de la qualité de la thèse soumise au microfilmage. Nous avons tout fait pour assurer une qualité supérieure de reproduction.

S'il manque des pages, veuillez communiquer avec l'université qui a conféré le grade.

La qualité d'impression de certaines pages peut laisser à désirer, surtout si les pages originales ont été dactylographiées à l'aide d'un ruban usé ou si l'université nous a fait parvenir une photocopie de mauvaise qualité.

Les documents qui font déjà l'objet d'un droit d'auteur (articles de revue, examens publiés, etc.) ne sont pas microfilmés.

La reproduction, même partielle, de ce microfilm est soumise à la Loi canadienne sur le droit d'auteur, SRC 1970, c. C-30. Veuillez prendre connaissance des formules d'autorisation qui accompagnent cette thèse.

LA THÈSE A ÉTÉ  
MICROFILMÉE TELLE QUE  
NOUS L'AVONS REÇUE

SONAR SIGNAL SIMULATOR USING SDK-85 MICROCOMPUTER

by

Suk L. Chiu

A thesis  
presented to the School of Graduate Studies and Research  
of the University of Ottawa  
in partial fulfillment of the  
requirements for the degree of  
Master of Applied Science  
in  
Electrical Engineering

OTTAWA, Canada, 1982



Suk L. Chiu, OTTAWA, Canada, 1983.

I hereby declare that I am the sole author of this thesis.

I authorize University of Ottawa to lend this thesis to other institutions or individuals for the purpose of scholarly research.

Suk L. Chiu

I further authorize University of Ottawa to reproduce this thesis by photocopying or by other means, in total or in part, at the request of other institutions or individuals for the purpose of scholarly research.

Suk L. Chiu

University of Ottawa requires the signatures of all persons  
using or photocopying this thesis. Please sign below; and  
give address and date.

## ABSTRACT

A sonar signal simulator, based on the application of the SDK-85 microcomputer, has been developed to work as a training and test device with the current AN/SQS 505 Sonar System. It is entirely self contained. Development work consisted of both the programme and hardware development of the total package.

This thesis deals with a unified approach for the design and development. The mathematical principle for deriving the signal generation algorithm is presented. The software development includes a computational part for the generation of a target return signal. A control part is also included for input/output and timing control of the signal generation. Hardware design to interface the computer to the sonar system is also presented. A complete configuration is included.

#### ACKNOWLEDGEMENTS

The author wishes to express his gratitude to his thesis supervisor, Professor Willem Steenaart for his encouragement and guidance throughout this work.

Special thanks are also due to Dr Daniel Dubois for his work on the general problem analysis, Dr Mariusz Barski for his development of a major part of the program, and to Mohammed Master and Rowle Scott for their part in the design and construction of the hardware and in the overall system design and testing.

The financial assistance from the Department of Electrical Engineering of the University of Ottawa, and the Department of National Defense, is gratefully acknowledged.

## CONTENTS

ABSTRACT . . . . .	iv
ACKNOWLEDGEMENTS . . . . .	v

<u>Chapter</u>	<u>page</u>
I. INTRODUCTION . . . . .	1
General . . . . .	1
Problem Statement . . . . .	3
Outline of Thesis . . . . .	6
II. MATHEMATICAL DERIVATION OF SIGNAL GENERATION ALGORITHM . . . . .	9
Introduction . . . . .	9
Formulation of Simulation Algorithm . . . . .	10
Assumptions . . . . .	10
Reflection Time and Receive Time . . . . .	13
Range . . . . .	16
Doppler Effect . . . . .	17
Sector . . . . .	21
Half-Beam Delays . . . . .	23
Amplitude of the Return Signal . . . . .	25
Limitations . . . . .	28
III. SOFTWARE DESIGN . . . . .	31
Introduction . . . . .	31
Computational Part for Signal Generation in Fortran . . . . .	32
Fortran Subroutines . . . . .	32
Generation of Input Numbers to the Hardware .	35
Sector Numbers . . . . .	36
Time Delay Dividing Numbers . . . . .	37
Frequency Dividing Number . . . . .	39
Amplitude Numbers . . . . .	40
Flowchart . . . . .	40
Input/Output and Control Parts in 8085 Assembly Language . . . . .	42
Programme Organization for Data Input/Output and Control . . . . .	43
Repetition Time of Synchronization Pulses, REPTIM . . . . .	48
Set Timer, SETTIM . . . . .	49

Error Messages . . . . .	50
Amplitude of Return Signal, AMP . . . . .	51
Interrupts . . . . .	53
Output, ECHO . . . . .	56
<b>IV. HARDWARE DESIGN . . . . .</b>	<b>58</b>
Introduction . . . . .	58
Clock Circuit . . . . .	61
Implementation of 10 Megahertz Frequency . . . . .	64
Implementation of the Time Delays . . . . .	66
Implementation of the Return Signal Frequency . . . . .	70
Multiplying Digital-to-Analog Converter (MDAC) and Multiplexing Circuit . . . . .	74
Implementation of the Multiplying Digital-to-Analog Converter (MDAC) . . . . .	75
Implementation of the Multiplexing Circuit . . . . .	79
Implementation of Synchronization Pulses . . . . .	82
<b>V. CONCLUSIONS . . . . .</b>	<b>83</b>

<u>Appendix</u>	<u>page</u>
A. OVERALL SCHEMATIC DIAGRAMS . . . . .	85
B. HARDWARE INTERCONNECTIONS . . . . .	89
C. LIST OF PARTS . . . . .	99
D. OPERATION INSTRUCTIONS . . . . .	102
E. COMPUTER PROGRAMMES . . . . .	105
REFERENCES . . . . .	131

## LIST OF FIGURES

<u>Figure</u>	<u>page</u>
1. Interface between the Simulator and the Sonar Receiver . . . . .	8
2. Target Position relative to the Receiver . . . . .	12
3. Frequency Modification for Moving Transmitter . . . . .	17
4. Frequency Modification for Moving Receiver . . . . .	18
5. Diagram for Doppler Effect . . . . .	20
6. Number Description of Transducer Staves . . . . .	22
7. One Particular Sector for Half-Beam Delay . . . . .	24
8. Diagram for the Amplitude of Return Signal . . . . .	26
9. Delay from Synchronization Pulse to Output . . . . .	35
10. Absolute Delays of Half Beams . . . . .	38
11. Flowchart of Subroutine COMP2 . . . . .	41
12. Flowchart of the Structure of data Input/Output and Timing Control (Sheet 1 of 2) . . . . .	46
13. Flowchart of the Structure of data Input/Output and Timing Control (Sheet 2 of 2) . . . . .	47
14. Repetition Time of Synchronization Pulses . . . . .	49
15. Configurations Explaining the Setting of Counts . . . . .	50
16. Envelope Shape of Injected Signal . . . . .	52
17. Timing Control of TSYNC and Timer Interrupts . . . . .	55
18. Port Assignments for Output Data . . . . .	57
19. Block Diagram of Hardware Design . . . . .	60
20. Block Diagram of the Clock Circuit . . . . .	63

21.	Implementation of the 10 MHz Frequency Source . . .	65
22.	Timing Diagram for the 10 MHz Frequency Source . . .	65
23.	Implementation of the Time Delay of the Left Half Beam of the Even Sector . . . . .	68
24.	Timing Diagram for the Time Delay . . . . .	69
25.	Implementation of the Return Signal Frequency . . .	72
26.	Timing Diagram for the Return Signal Frequency . . .	73
27.	Block Diagram of Multiplying Digital-to-Analog Converter and Multiplexing Circuit . . . . .	74
28.	Implementation of the Multiplying Digital-to-Analog Converter (MDAC) . . . . .	77
29.	Implementation of the Injected Signal into the Sonar System . . . . .	78
30.	Block Diagram of the Multiplexing Circuit . . . . .	80
31.	Implementation of the Multiplexing Circuit . . . . .	81
32.	Implementation of Synchronization Pulses . . . . .	82
33.	Schematic Diagram of Clock Circuit (Sheet 1 of 2) .	86
34.	Schematic Diagram of Clock Circuit (Sheet 2 of 2) .	87
35.	Schematic Diagram of Multiplying D/A Converter and Multiplexing Circuit . . . . .	88
36.	IC Chips Layout (Sheet 1 of 3) . . . . .	91
37.	IC Chips Layout (Sheet 2 of 3) . . . . .	92
38.	IC Chips Layout (Sheet 3 of 3) . . . . .	93
39.	Interconnections between the Ribbon Cables and the Boards (Sheet 1 of 2) . . . . .	94
40.	Interconnections between the Ribbon Cables and the Boards (Sheet 2 of 2) . . . . .	95
41.	Interconnections between the Boards (Sheet 1 of 2) .	96
42.	Interconnections between the Boards (Sheet 2 of 2) .	97
43.	Front View of the Sonar Signal Simulator Package .	98

Chapter I  
INTRODUCTION

1.1 GENERAL

In order to provide training opportunities for sonar receiver operators and to evaluate receiver performance in the absence of actual sonar targets for active sonar systems, a sonar return signal simulator can be designed that will fulfill these requirements. It is the objective of this thesis to complete such a design, which is self contained, and is designed for one particular sonar system, the AN/SQS 505 system. The principles outlined in this design could however easily be adapted to supply simulated responses to other sonar receivers. A search of professional literature has not produced references to earlier work on sonar signal simulators. The work reported here is thus entirely the development of the author in conjunction with the members of the research team on this project as indicated in the acknowledgements.

The problem is to supply signal inputs to the sonar system, which simulate the actual return signals and which correspond to the assumed target vessel position, velocity and direction with respect to the position, velocity and direc-

tion of the receiver. The range  $R$  and angle  $\theta$  of this relative position are computed at regular time intervals, corresponding to the periodic signal transmission from the transducer. The return signal parameters include also the doppler frequency shift and the normalized amplitude. The doppler frequency shift is derived from the velocity and direction of the target with respect to the receiver. The normalized return signal amplitude relates to the actual visible size of the target, and to the amplitude gain of the target which depends on the target position with respect to the center of the beam. The amplitude envelope is also chosen to simulate the multipath effect. The sectors on the transducer are numbered in a clockwise direction, each of width  $10^\circ$ . Therefore, there are altogether thirty-six transducer sectors. A response may occur in a combination of two adjacent sectors of the receiving transducer, due to the angular position of the target. Also the time delay between the right and left half beams of an excited sector, represents the phase difference between the two half beam signals due to the target location deviating from the center of the main beam. The indication on the display screen in the sonar system is to show the distance between the target and the receiver, doppler frequency shift, angular position and the size of the target.

The computer programmes written assume the initial velocity, distance and the angular position of the target with

respect to the receiver. An Intel SDK-85 microcomputer is used to generate, according to these input parameters, the return signal in synchronization with the transmitted pulses. The role of the microcomputer will be further discussed in the next section. Control signals are also generated by the computer for the proper timing to generate the return signal. In order to interface this signal with the sonar system, hardware is used to convert the digital output data from the computer into analog signals. In addition, multiplexer circuits are built to select the appropriate circuits of the sonar system to represent the angular position of the target, corresponding to the sector of the receiving transducer.

## 1.2 PROBLEM STATEMENT

The specifications are provided to develop a sonar simulator for one particular sonar system, the AN/SQS 505 system. However, the principles can be generalized to supply simulated responses to other sonar receivers.

The following data were used as basic parameters, creating a prototype system that can simulate one single target in a range from 800 yards to 32000 yards. The target should appear in one beam and in one adjacent beam. According to the assumptions of the initial orientation between the target and the receiver, the simulated return signal is comput-

ed. The doppler frequency shift of the return signal should have a resolution of 100 nanoseconds. The return frequency is the 7.2 kilohertz transmitted frequency modified by the doppler effect. The receiving transducer consists of thirty-six sectors to identify the possible target positions within 10° beams. Also, each sector contains right and left half beam signals. Therefore, the simulator should provide seventy-two possible outputs to be connected to the sonar system, four of which are active only at any given time.

The thesis consists of three parts - derivation of the algorithm, the software design and hardware design. An algorithm is developed, and programmed to have the microcomputer provide the digital data to be translated into return target signals to the sonar system.

The SDK-85 microcomputer was chosen for its sufficient applications for this particular design. The initial data for the algorithm can be entered into the computer via the keyboard by accessing the keyboard interrupt. The computer has to be synchronized by the transmitted pulses from the sonar system. The computer provides a feature to compute the period of these pulses by hardwiring these signals from the sonar system to the Serial Input Data of the CPU ( Central Processor Unit ) of the computer. Also, the computer can be programmed to provide a start pulse through the Serial Output Data to the hardware. There are also two other inter-

rupts which can be hardwired to the CPU. They are the synchronization pulses and the timer interrupts. Furthermore, all the signals are TTL (Transistor Transistor Logic) compatible.

The software consists of two parts - a computational part and a timing control part. For personal preference and simplicity, the computational part is programmed in Fortran to calculate the data for the target return signal. The timing control part is programmed in 8085 Assembly Language. It controls the input/output data flow and it also generates the control timing interrupt signals for the occurrence of the return signals. The entire programmes are stored into the Erasable Programmable Read Only Memories (EPROM's) by means of EPROM programmer which is available in the University of Ottawa.

The hardware serves as an interface between the computer and the sonar system. It is designed to interpret the digital data from the computer to create the analog signals. The clock circuit, which is an entirely novel development, receives the digital data representing the frequency and the left half beam time delays. In synchronization with the transmitted pulses, the clock circuit generates the clock output signals representing the frequency of the return signals. These output signals are in turn used to clock the amplitude data through the Digital-to-Analog (D/A) converters

into one or two of the thirty-six sectors of the sonar receiver.

The overall system is shown in Figure 1. The injection points for the analog signals into the sonar system are in the Preformed Beam (PFB) cards of the sonar system. There are thirty-six PFB cards to identify the thirty-six target sectors in  $10^{\circ}$  beams.

### 1.3 OUTLINE OF THESIS

In this thesis, the conceptual development of the sonar signal simulator is presented. This development is based on the application of the Intel SDK-85 microcomputer. The thesis consists of three parts - the development of the algorithm, the program development for the SDK-85 microcomputer and the hardware design necessary to change the digital computer outputs into the signal format required for interconnections to the sonar receiver.

In chapter two, the initial assumptions concerning the target and the receiver are stated. The algorithm to generate the target return signals is derived mathematically. This algorithm provides a target return signal represented by the normalized amplitude modified by the amplitude envelope chosen, and the doppler shifted return frequency. The two adjacent transducer sectors excited and the time delay between the right and left half beams of the return signal

in each sector are also computed to indicate the correct location of the target.

In chapter three, the software is presented using Fortran and 8085 Assembly Languages. The computational part in Fortran is to compute the parameters representing the target return signal. The parameter data are computed to be compatible with the hardware. The control part, in 8085 Assembly Language, is formulated to provide proper timing for the occurrence of the return target signal. The input/output routines for the computer are also presented.

In chapter four, the hardware is presented to interface between the SDK-85 microcomputer and the sonar system. The design consists of three parts - the clock circuit, the Digital-to-Analog conversions and the multiplexer circuit. An account of the hardware development is given, which contains novel concepts. Finally, the interconnections between the SDK-85 microcomputer, the D/A converters, the clock circuit and the multiplexer outputs are given. This completes the overall design.

In chapter five, conclusions are given and a discussion of the results is presented.




Figure 1: Interface between the Simulator and AN/SQS 505 Receiver

## Chapter II

### MATHEMATICAL DERIVATION OF SIGNAL GENERATION ALGORITHM

#### 2.1 INTRODUCTION

The mathematical algorithm for the return target signals is generated after assumption of the initial position, velocity and direction of the target with respect to the receiver. Based on these input parameters, the signal parameters, required to represent the return target signal, are derived. They are the normalized amplitude, a selected amplitude envelope, and the return frequency in Hertz. In the following sections, a detailed derivation is given to compute the time of occurrence of the return target signal. This time of occurrence has to be taken relative to the transmitted pulses. In addition, the algorithm has to provide the sector in which the target is located, and the half beam delay in seconds corresponding to the phase difference between the right and left half beams of a particular sector. The algorithm is programmed to generate all the above output data (see chapter III), which are to be converted to analog form. Therefore the computer output data have to match the hardware design.

## 2.2 FORMULATION OF SIMULATION ALGORITHM

To analyse the problem of supplying test signal inputs for the sonar system, the required output parameters are calculated according to the assumed initial relative position and the relative motion of the target to the receiver.

### 2.2.1 Assumptions

Several assumptions are made:

- (1) The coordinate system is chosen in such a way that the origin is the initial position( $t=0$ ) of the receiver, and the x-axis is the direction of motion of the receiver.
- (2) Straight line motions are assumed for the target and the receiver.
- (3) Constant speeds are also assumed for the target and the receiver.
- (4) An initial position of the target relative to the receiver is assumed.

The diagram for one particular orientation between the target and the receiver is shown in Figure 2. The algorithm to be derived will be general for all possible orientations. Refer to Figure 2,

$t_1$  = time when the pulse is transmitted (seconds),

$t_2$  = time when the pulse is reflected (seconds),

$t_3$  = time when the pulse is received (seconds).

$$0 < t_1 < t_2 < t_3$$




Figure 2: Target Position Relative to the Receiver

### 2.2.2 Reflection Time and Receive Time

Referring to Figure 2, the x and y components of the velocity of target are

$$v_{t_x} = v_t \cos \alpha \quad (1)$$

and

$$v_{t_y} = v_t \sin \alpha \quad (2)$$

where  $v_t$  is the velocity of target in yds/sec

$v_{t_x}$  is the velocity of target in x-axis in yds/sec

$v_{t_y}$  is the velocity of target in y-axis in yds/sec

$\alpha$  is the angle in radians between the target path and the x-axis.

At  $t = t_1$ , the receiver position is

$$x_{r_1} = v_r t_1 \quad (3)$$

At  $t = t_2$ , the target position is

$$x_{t_2} = x_{t_0} + v_{t_x} t_2 \quad (4)$$

$$y_{t_2} = y_{t_0} + v_{t_y} t_2 \quad (5)$$

The distance traveled by the transmitted wave is

$$\begin{aligned}
 (t_2 - t_1) v_s &= \sqrt{(x_{t_2} - x_{t_1})^2 + y_{t_2}^2} \\
 &= \sqrt{(x_{t_0} + v_{t_x} t_2 - v_r t_1)^2 + (y_{t_0} + v_{t_y} t_2)^2}
 \end{aligned} \tag{6}$$

where  $v_s$  is the velocity of sound (yds/sec) in water.

Squaring both sides, we obtain

$$\begin{aligned}
 (t_2^2 + t_1^2 - 2t_1 t_2) v_s^2 &= x_{t_0}^2 + v_{t_x}^2 t_2^2 + v_r^2 t_1^2 + 2 x_{t_0} v_{t_x} t_2 \\
 &\quad - 2 x_{t_0} v_r t_1 - 2 v_{t_x} v_r t_1 t_2 \\
 &\quad + y_{t_0}^2 + v_{t_y}^2 t_2^2 + 2 y_{t_0} v_{t_y} t_2
 \end{aligned} \tag{7}$$

Rearranging the terms, we have

$$\begin{aligned}
 t_2^2 (v_{t_x}^2 + v_{t_y}^2 - v_s^2) + t_2 (2 x_{t_0} v_{t_x} + 2 y_{t_0} v_{t_y}) \\
 - 2 v_{t_x} v_r t_1 + 2 t_1 v_s^2 + (x_{t_0}^2 + y_{t_0}^2 + v_r^2 t_1^2 \\
 - 2 x_{t_0} v_r t_1 - t_1^2 v_s^2) = 0
 \end{aligned} \tag{8}$$

$t_2$  is therefore solved by

$$t_2 = \frac{-b \pm \sqrt{b^2 - 4ac}}{2a} \tag{9}$$

where

$$a = v_{t_x}^2 + v_{t_y}^2 - v_s^2 \quad (10)$$

$$\begin{aligned} b = & 2 x_{t_0} v_{t_x} + 2 y_{t_0} v_{t_y} - 2 v_{t_x} x_{r_1} \\ & + 2 t_1 v_s^2 \end{aligned} \quad (11)$$

$$c = x_{t_0}^2 + y_{t_0}^2 + x_{r_1}^2 - 2 x_{t_0} x_{r_1} - t_1^2 v_s^2 \quad (12)$$

Thus  $t_2$ , the reflection time, is known and  $x_{r_1}$ ,  $x_{t_2}$  and  $y_{t_2}$  are known also. At  $t = t_3$ , the receiver position is

$$x_{r_3} = v_r t_3 \quad (13)$$

The distance traveled by the reflected wave is

$$\begin{aligned} (t_3 - t_2) v_s &= \sqrt{(x_{r_3} - x_{t_2})^2 + y_{t_2}^2} \\ &= \sqrt{(v_r t_3 - x_{t_2})^2 + y_{t_2}^2} \end{aligned} \quad (14)$$

Squaring both sides, we obtain

$$(t_3^2 + t_2^2 - 2 t_2 t_3) v_s^2 = v_r^2 t_3^2 + x_{t_2}^2 - 2 v_r t_3 x_{t_2} + y_{t_2}^2 \quad (15)$$

Rearranging the terms, we have

$$t_3^2 (v_r^2 - v_s^2) + t_3 (2 t_2 v_s^2 - 2 v_r x_{t_2}) + (x_{t_2}^2 + y_{t_2}^2 - t_2^2 v_s^2) = 0 \quad (16)$$

$t_3$  is solved by

$$t_3 = \frac{-b \pm \sqrt{b^2 - 4ac}}{2a} \quad (17)$$

where

$$a = v_r^2 - v_s^2 \quad (18)$$

$$b = 2 t_2 v_s^2 - 2 v_r x_{t_2} \quad (19)$$

$$c = x_{t_2}^2 + y_{t_2}^2 - t_2^2 v_s^2 \quad (20)$$

Thus  $t_3$ , the receive time, is known.

### 2.2.3 Range

The range between the target and the receiver can be computed as

$$\text{RANGE} = \sqrt{(x_{r_3} - x_{t_2})^2 + y_{t_2}^2} \quad (21)$$

The time delay between the pulse transmitted and the signal received is determined by the range between the target and the receiver, and is computed by

$$T_{\text{range}} = t_3 - t_1 \quad (22)$$

#### 2.2.4 Doppler Effect

The frequency of the pulse is modified by the speed of the moving vessel relative to the speed of sound in water [4]. The frequency of the pulse  $f$  is modified as shown in the Figure 3 and Equation (23).




Figure 3: Frequency Modification for Moving Transmitter

$$f' = f \frac{v_s}{v_s - v_l} , \quad f' > f \quad (23)$$

where  $v_l$  is the speed of the transmitter,  
 $f$  is the transmitted frequency in Hz,  
 $f'$  is the modified frequency of the wave travelling in water, in Hz.

For a moving receiver, the relationship between the received frequency and the modified frequency  $f'$  is shown by

$$f'' = f' \frac{v_s - v_2}{v_s}, \quad f'' < f' \quad (24)$$

as described in Figure 4.




Figure 4: Frequency Modification for Moving Receiver

The return frequency  $f''$  is found from Equations (23) and (24). The diagram in Figure 5 shows the overall doppler effect. The parameters are defined as follows:

$f_1$  = transmitted frequency of the pulse, in Hz

$f_2$  = frequency of the travelling pulse (receiver to target), in Hz

$f_3$  = frequency of the pulse received at the target, in Hz

$f_4$  = frequency of the travelling pulse (target to receiver), in Hz

$f_5$  = frequency of the pulse received at the receiver,  
in Hz

The angles  $\theta_1$ ,  $\theta_2$ ,  $\theta_3$  and  $\theta_4$ , as defined in the figure, are easily computed by the cosine rule from the known distances a, b, c, d and e. Therefore the relationships between the frequencies are:

$$f_2 = f_1 \frac{v_s}{v_s - v_r \cos \theta_1} \quad (25)$$

$$f_3 = f_2 \frac{v_s - v_t \cos \theta_2}{v_s} \quad (26)$$

$$f_4 = f_3 \frac{v_s}{v_s - v_t \cos \theta_3} \quad (27)$$

$$f_5 = f_4 \frac{v_s - v_r \cos \theta_4}{v_s} \quad (28)$$

Then  $f_5$  rewritten as function of  $f_1$  is:

$$f_5 = f_1 \frac{(v_s - v_t \cos \theta_2)}{(v_s - v_r \cos \theta_1)} \frac{(v_s - v_r \cos \theta_4)}{(v_s - v_t \cos \theta_3)} \quad (29)$$

The total doppler frequency shift is:

$$\Delta f = f_5 - f_1 \quad (30)$$




Figure 5: Diagram for Doppler Effect

Positive doppler frequency shift means an approaching target and negative doppler frequency shift means a receding target.

### 2.2.5 Sector

The transducer consists of thirty-six sectors to identify the possible thirty-six target positions in  $10^{\circ}$  beams. The sectors are numbered in a clockwise direction while looking down the vertical axis of the transducer. Stave number one is the element with its center displaced five degrees to the right of the ship's bow axis. Since the direction of the receiver is defined by the positive x-axis direction, the sector numbers are as shown in Figure 6.

$\theta_4$  is defined in Figure 5. Therefore  $\theta$ , which is defined as increasing with the sector number can be computed by

$$(a) \text{ if } y_{t_2} > 0 , \quad \theta = 180^{\circ} + \theta_4 \quad (31)$$

where  $y_{t_2}$  is the y-component of the target position;

$$(b) \text{ if } y_{t_2} \leq 0 , \quad \theta = 180^{\circ} - \theta_4 \quad (32)$$

Now the number of the sector in which the target lies can be computed from  $\theta$  and numbering arrangement of Figure 6. When the target is located between two beam centers, the target should appear in two beams on the display screen.




Figure 6: Number Description of Transducer Staves

### 2.2.6 Half-Beam Delays

Figure 7 shows one particular sector (not drawn to scale). Points a and b are the virtual acoustic centers of the right and left hand beams respectively and they are separated by 1.8 feet. The angle  $\gamma$  is the angle subtended by the target with respect to the center of the beam. Defining  $\Delta t$  as the relative time delay between the right and left hand beams,  $\Delta t$  can be computed from:

$$\Delta t = \frac{1.8}{V_s} \times \sin \gamma \quad (33)$$

where  $V_s$  is the velocity of sound in water, in ft/sec.

In this particular case, the left hand beam is delayed with respect to the right hand beam by  $\Delta t$  time units. As shown, the relative time delay between the right and left hand beams can be calculated from  $\gamma$ .

The relative time delay of the adjacent sector is calculated from the angle of deviation of the target, from the center of the adjacent beam, which equals ( $10^\circ - \gamma$ ).




Figure 7: One Particular Sector for Half-Beam Delay

### 2.2.7 Amplitude of the Return Signal

The amplitude of the return signal is a function of

- (a) the range between the target and the receiver,
- (b) the actual visible size of the target, and
- (c) the amplitude percentage gain of the target which depends on the target position with respect to the center of the beam. ( See table on page 27. )

However, the Automatic Gain Control (AGC) circuit, which is internal to the receiver system, limits the dynamic range necessary to simulate a target return signal. This will be further discussed in the hardware design section.

Referring to Figure 8, the power of the return signal is proportional to

$$\text{Emitted power} \times G^2(\gamma) \times \sigma(\beta, L_T, W_T) \quad (34)$$

where Emitted power is a constant,

$G$  is the amplitude percentage gain of the target appearing in the beam,

$\sigma$  is the actual visible size of the target,

$L_T$  is the length of the target,

$W_T$  is the width of the target.

The actual visible size of the target is computed by

$$\sigma(\beta, L_T, W_T) = L_T \cos \beta + W_T \sin \beta, \quad 0 \leq \beta \leq 90^\circ \quad (35)$$




Figure 8: Diagram for the Amplitude of Return Signal.

According to the transmitter book [3] any full beam has an aperture of  $10^\circ$  with a 3 db attenuation at  $\pm 5^\circ$  from the center. Therefore  $G(\gamma)$  is defined as

$$G(\gamma) = \cos(9\gamma) \quad (36)$$

When the target is located between two beam centers, the target should appear in two beams on the display screen using the following algorithm :

TABLE

$\gamma$ Degree Deviation from Center of Main Beam	$\cos(9\gamma)$ Main Beam		$\cos(9(10-\gamma))$ Adjacent Beam	
	Amplitude %	Power Attenuation(dB)	Amplitude %	Power Attenuation(dB)
0	100	0	0	$-\infty$
2	95	-0.43	31	-10.2
4	81	-1.84	59	-4.61
5	71	-3.0	71	-3.0
6	59	-4.61	81	-1.84
8	31	-10.2	95	-0.43
10	0	$-\infty$	100	0

Three required envelope shapes for the target signals injected into the sonar receiver are to be implemented. The design normalises the maximum calculated signal amplitude.

For a given position of the target, the amplitude (envelope) of the return signal is (by Equations (34), (35) and (36))

$$A = \sqrt{\cos^2(9\gamma)} \times \sigma \quad (37)$$

Now  $\sigma$  is redefined as  $\cos^\beta + 0.1 \sin^\beta$ , providing that we take the width as one-tenth the length of the submarine.

### 2.3 LIMITATIONS

The sonar signal injector should simulate a single target only. Target realism is achieved by varying the simulated return frequency, amplitude envelope, and signal level. Operation is in a range limited from 800 yards to 32000 yards. A target is considered to be in no more than two adjacent beams at once to simulate smear at high levels of signal or the movement of a target from one beam to an adjacent beam.

The return amplitude signal is realized by Equation (37). The minimum amplitude of the return signal is calculated when  $\gamma = 9^0$  and  $\sigma = 0.1$ .

$$\begin{aligned} A_{\min} &= \sqrt{\cos^2(9 \times 9)} \times 0.1 \\ &= 0.049 \end{aligned} \quad (38)$$

Therefore the total amplitude variation is

$$\frac{A_{\max}}{A_{\min}} = \frac{1}{0.049} \\ = \frac{20}{1} \quad (39)$$

A wordlength of four bits is considered to be sufficient to simulate this dynamic range of return amplitude to obtain an adequate display appearance.

The total range of variation of the doppler frequency shift has to be estimated for the designs of the software and hardware. The doppler frequency is maximum for radial relative movement between the target and the receiver. Positive doppler frequency implies an approaching target, while negative doppler frequency implies a receding target. Now, let us consider the case when the target and the receiver are approaching each other on the same path. Referring to Figure 5 and Equations (25) to (28) ,

$$\theta_1 = 0^\circ \quad (40a)$$

$$\theta_2 = 0^\circ \quad (40b)$$

$$\theta_3 = 180^\circ \quad (40c)$$

$$\theta_4 = 180^\circ \quad (40d)$$

Therefore

$$f_2 = f_1 \frac{v_s}{v_s - v_r} \quad (4la)$$

$$f_3 = f_2 \frac{v_s - v_t}{v_s} \quad (4lb)$$

$$f_4 = f_3 \frac{v_s}{v_s + v_t} \quad (4lc)$$

$$f_5 = f_4 \frac{v_s + v_r}{v_s} \quad (4ld)$$

The maximum doppler frequency shift ( $\Delta f$ ) is computed as

$$\begin{aligned} \max \Delta f &= f_5 - f_1 \\ &\approx 250 \text{ Hz} \end{aligned} \quad (42)$$

Similarly, for a receding target (radial movement), the maximum doppler frequency is -250 Hz.

Zero doppler shift is encountered at the instant when the paths are perpendicular to the line joining the ship and the target.

## 6

### Chapter III SOFTWARE DESIGN

#### 3.1 INTRODUCTION

The entire software consists of the computational part, and input/output control and timing control part. The computational part generates the time delay between the synchronization pulse and the target return signal; the sector(s) that the simulated target is situated in; the time delay between the right and left half beams; the return frequency and the normalized return amplitude of the signal. The amplitude envelope is chosen to simulate the multipath effect. These output data from the computational part of the program are to be converted into analog form by the hardware. Therefore the data is computed to be compatible with the hardware design.

The other section of this chapter describes the input/output control and timing control part of the software. This part is written in 8085 Assembly Language. Initial data are typed in via the keyboard of the SDK-85 microcomputer. The input data are converted from BCD (Binary Coded Decimal) to floating point format and stored in memory, ready to be used in the computational part of the programmes. The output data

is also stored and ready to be delivered to the hardware. The system is organized to carry out all the procedures in sequence. Interrupt signals are inserted. The return signals are synchronized with the transmitted pulses. The RAM timer is programmed to provide interrupt signals for the occurrence of the return target signals. Error messages are also detected.

### 3.2 COMPUTATIONAL PART FOR SIGNAL GENERATION IN FORTRAN

The generation of the return signal has to be started by punching in the input data, converting and storing them in the floating point format in some assigned memory locations. These numbers are ready to be used as soon as the Fortran subroutines are called.

#### 3.2.1 Fortran Subroutines

The algorithm for the generation of the return target signal is programmed in Fortran Language. This programme is divided into three parts to allow convenient calculation of the next return signal after transmitting the next synchronization pulse. The three Fortran subroutines are:

SUBROUTINE RECPOL

SUBROUTINE COMPL

SUBROUTINE COMP2

RECPOL serves to convert the input data from polar to rectangular coordinates. It computes the velocity of the target and the relative range of the target.

COMPL is called immediately after the transmission of a pulse; when this event occurs, the starting reference time is set to zero. COMPL calculates the time delay of the return signal from the time of transmission. The delay corresponds to the round trips of transmission and return of the signal. This is shown in Figure 9. COMPL is designed in such a way that the timer for the delay can be set as soon as the time delay information associated with the range is available. The next call of COMPL occurs at the next transmission time. This time corresponds to a single period of the synchronization pulses.

COMP2 performs the last stage of the computations. It first checks if the range between the target and the receiver lies between 800 and 32000 yards. If it is, the computations will continue; otherwise, error messages are generated in the following manner:

IF (RANGE .LT. 800.) GO TO 450

IF (RANGE .GT. 32000.) GO TO 451

FLG=0

RETURN

450 FLG=1

RETURN

451 FLG=2

RETURN

END

The flag is set to zero if the range is within the limit. The flag is set to one if the range is less than 800 yards. The flag is set to two if the range is greater than 32000 yards. This flag will then be checked in the Assembly programme and different error messages will be generated accordingly.

The sector numbers, time delays between the right and left half beams, frequency modified by the doppler effect, and normalized amplitude are also computed to complete the programme of COMP2.




Figure 9: Delay from Synchronization Pulse to Output

### 3.2.2 Generation of Input Numbers to the Hardware

COMP2 calculates the actual realizable values of the parameters required as output signals. However, these actual values computed will not be delivered to the hardware. These values are modified to be interpreted by the hardware. Therefore, COMP2 has to translate these actual numbers to integers which can be coded into a required number of bits. Then these values can be transferred to the output ports ready to be delivered to the hardware.

### 3.2.2.1 Sector Numbers

The target should always appear in two beams on the display screen. A method has to be determined to reduce the numbers of addresses for the input sectors. A target must appear in one sector and the adjacent sector. Since the center of one beam is 10 degrees apart from the center of the adjacent beam, there are altogether 36 sectors to be excited. The method of reducing the number of addresses is based on considering the sectors as being grouped in sets of two, with even and odd sector numbers; so that an odd sector and one of its adjacent even sectors will be addressed in all cases. Thus, the two different groups of even and odd sectors have 18 different sectors each. Thus, two sets of address lines of five bits each are sufficient to address the two sets of 18 sectors (even and odd).

Even sector	2	4	6	8	10	...	28	30	32	34	36
-------------	---	---	---	---	----	-----	----	----	----	----	----

Computer output #	0	1	2	3	4	...	13	14	15	16	17
-------------------	---	---	---	---	---	-----	----	----	----	----	----

Odd sector	1	3	5	7	9	...	27	29	31	33	35
------------	---	---	---	---	---	-----	----	----	----	----	----

Computer output #	0	1	2	3	4	...	13	14	15	16	17
-------------------	---	---	---	---	---	-----	----	----	----	----	----

If           EVSEC = even sector number

and       $ODSEC = \text{odd sector number}$ ,      the equations to compute these values can be implemented in the following programming form:

$$EVSEC = (EVSEC - .2)/2$$

and       $ODSEC = (ODSEC - 1)/2$

### 3.2.2.2 Time Delay Dividing Numbers

Since the target must appear in two beams and each sector excited consists of right and left half signals, there are a total of four signals to be injected into the sonar system at the half beam level for every return signal. COMP2 calculates the relative delays, used for fine tracking, between the right and left half beams both in the even and odd sectors. A method is proposed to delay the right half beams of both sectors by 30 microseconds as shown in Figure 10, so that the delays are described solely as positive numbers. The advantage of doing this is to eliminate a possible negative delay. COMP2 controls the variable left half beam delay by determining a value in the range between 0 and 75 microseconds. This produces the following effects:

- a. the appearance of the variable delayed signals 30 microseconds ahead of the fixed delay when the variable delay is set to zero microsecond;




Figure 10: Absolute Delays of Half Beams

- b. the arrival of the variable delay signals 45 microseconds after the fixed delay when the variable delay is set to the maximum 75 microseconds; and
- c. all values in between the above extremes in increments of 5 microseconds by adjusting the variable delay between zero and 75 microseconds with a 5 microsecond resolution.

Further computations must be made to determine the absolute delays of the left half beam signals of both even and odd sectors. Four bits are sufficient to divide down (will be described in Chapter IV 'Hardware Design') to the required frequency with a 5 microsecond resolution. If

ELDEL = delay of left half signal of even sector,

NELDEL = computer output dividing number,

OLDEL = delay of left half signal of odd sector,

NOLDEL = computer output dividing number,

the equations to compute these values can be implemented in the following programming form:

ELDEL = (ELDEL/5.) + 0.5

NELDEL = IFIX(ELDEL)

OLDEL = (OLDEL/5.) + 0.5

NOLDEL = IFIX(OLDEL)

Thus the delays can be quantized into the closest integers associated with the 16 different levels.

### 3.2.2.3 Frequency Dividing Number

The frequency of the return signal was calculated in a range of 7.2 KHz + 250 Hz. The hardware is designed in a way to divide the 10 MHz crystal ( will be discussed in Chapter IV ) down to twice the required frequency. If

FREQ = frequency of the return signal,

NFREQ = computer output dividing number,

the frequency dividing number is computed in the following form:

```
FREQ = 10000./(2.*FREQ) + 0.5  
NFREQ = IFIX(FREQ)
```

### 3.2.2.4 Amplitude Numbers

COMP2 only computes the maximum normalizing amplitudes of the return signal in both even and odd sectors according to the algorithm derived. The points describing the amplitude envelope will be calculated in the Assembly programme.

### 3.2.3 Flowchart

The three different Fortran subroutines complete the generation of the return signal. Once the input parameters are initialized, RECPOL is not repeated again. However, COMPL and COMP2 are repeatedly called for every consecutive computation of the return signal. COMP2 does the rest of the computations. Figure 11 describes the mechanism of COMP2.




Figure 11: Flowchart of Subroutine COMP2

### 3.3 INPUT/OUTPUT AND CONTROL PARTS IN 8085 ASSEMBLY LANGUAGE

The input/output routines are written in Assembly Language. Parameters are typed in by the operator using the keyboard. The input data are checked for valid ranges. Parameter inputs are displayed and checked by the operator. The sequence of executions of all the subroutines has to be ordered to control the sequence of the output parameters to the hardware interface. Programmes in Fortran are properly inserted for signal generation. The interrupts control the timing of injected signals. Output data are then delivered to the output ports ready to be transferred to the hardware.

The entire system software is written in Fortran and 8085 Assembly Language. The SDK memory, however, is not sufficient for the entire compiled version of the programmes written and so additional memory chips are mounted. An additional 14K bytes of EPROM are used for the Assembly and Fortran programmes and an additional 1K bytes of RAM are used for the STACK.

One initialization is the resolution counting for the time delay which corresponds to the range between the target and the receiver. The RAM timer is to be used to count to the proper time delay for the range after the synchronization pulse. The timer uses the Central Processor Unit (CPU) clock which is 3072 KHz. This is a high clock rate and we do

not require such a high resolution. Therefore a count down has to be done, in advance, to the required frequency corresponding to a suitable resolution. Thus the BASIC timer is used to count down the CPU clock from 3072 KHz to 400 Hz which is equivalent to 2.5 msec corresponding to 2 yards resolution. Now the 400 Hz is in turn the clock frequency to count down for the appropriate delay.

### 3.3.1 Programme Organization for Data Input/Output and Control

The structure of the system is designed in such a way that after the reset entry point it executes all subroutines in sequence, computations for repetition time of synchronization pulses and signal target return, error detection, interrupt signals and data to the output ports. A flowchart for the sequence is given in Figures 12 and 13.

A character from the keyboard, either a GO or NEXT, is pressed by the operator (see Appendix D 'Operation Instructions'). GO is an indication that the same starting data should be used to run the following programme. Some procedures are skipped as indicated in the flowchart. NEXT indicates new values are to be input. DATAIN (see Appendix E) is called to get the starting data from the keyboard. After this, all seven-segment LED's are turned on until the completion of REPTIM (see Section 3.3.2) and UNITS (see Appendix E). REPTIM computes the repetition time for synchroni-

zation pulses (TSYNC) and UNITS converts the starting data to the proper units ready for the computations of the return signals. At this time, reference time is set to zero for the first transmission. The entire display is then cleared to indicate the completion of all the conversions and GO is now displayed in the data field. Data introduction has been completed, thus the keyboard interrupt has to be masked-out and TSYNC and timer interrupts (see Section 3.3.6) are unmasked. The TSYNC flag is cleared at the same time. After all the preparations have been done, COMPL is called to start the computations. The time corresponding to the range traveled back and forth is available at this moment, therefore the timer is set (see Section 3.3.3) to simulate this time traveled. This timer does not start to count until the TSYNC interrupt comes. The interrupt system is now enabled. COMP2 is then called to complete the computations. Error messages (see Section 3.3.4) are displayed if either the range is less than 800 yards or greater than 32000 yards. The error flag is checked. ERR 2 displayed indicates that the target is too close, while ERR 3 displayed indicates that the target is too far. Either one will cause the system to stop. If the error flag is zero, it means the range falls in its valid limitation. AMP (see Section 3.3.5) is therefore called. It computes, according to the envelope chosen, the points describing the amplitude envelope and stores all of these in the consecutive memory locations. The interrupt

enable flag is now checked to see if the interrupts are enabled. If yes, the system has to wait until the TSYNC interrupt comes. If no, the interrupt system is again enabled and wait for the timer interrupt to come. If it happens that the TSYNC interrupt comes without the timer interrupt, error message (ERR 1) will be displayed to indicate that the TSYNC period is too short. This will also cause the system to stop. If everything comes in order, the system will go back to the computation of COMPl and repeat the same procedures again for the next return of the target signal. As will be mentioned in Section 3.3.6, the TSYNC interrupt will start the timer and the timer interrupt will stop the timer and produce a start pulse to the hardware interface. It also transfers all the data to the output ports (see Section 3.3.7) and finally resets the TSYNC flag.




Figure 12: Flowchart of the Structure of Data Input/Output and Timing Control (Sheet 1 of 2)




Figure 13: Flowchart of the Structure of Data Input/Output and Timing Control (Sheet 2 of 2)

### 3.3.2 Repetition Time of Synchronization Pulses, REPTIM

One of the subroutines which is called for is REPTIM. It computes the repetition time of the synchronization pulses presented to the SID (Serial Input Data) at the CPU. The pulses are provided from the sonar receiver and serve two purposes, one for the subroutine REPTIM and the other to provide interrupt signals for synchronization.

REPTIM checks whether a pulse has occurred. If not, it waits until a pulse arrives. It then continues to count milliseconds starting from the rising edge of the pulse until the next pulse arrives. Figure 14 describes this. The total number of milliseconds is then converted to floating point format and again divided by 1000 to get TSYNC in seconds resulting in an accuracy of one millisecond. The number is now stored in memory and is one of the parameters ready to be used for computations.

TSYNC = Repetition Time of  
Synchronization Pulses




Figure 14: Repetition Time of Synchronization Pulses

### 3.3.3 Set Timer, SETTIM

As soon as COMPl is completed, the information concerning the transmission time and the corresponding time of the return signal is available. Hence the timer can be set to count the time which simulates the distance traveled between the target and receiver. The EXPANSION RAM timer is therefore used to count this time. It has a clock frequency of 400 Hz. Figure 15 shows two configurations that count for N seconds. Therefore the actual time computed for the range has to be multiplied by 400 to count with the 400 Hz clock. This multiplied number is then converted from floating point to integer in order to set the timer. The single square wave mode [9] is also set to provide the necessary interrupt signal when the terminal count is reached.




Figure 15: Configurations Explaining the Setting of Counts

### 3.3.4 Error Messages

Error messages have to be displayed as required. There are three error messages, named ERR 1, ERR 2 and ERR 3. For any one of them, ERR is displayed in the address field and either 1, 2 or 3 is displayed in the data field. The explanations of the error messages are:

ERR 1 - repetition time of TSYNC too short

ERR 2 - target too close, less than 800 yards

ERR 3 - target too far, greater than 32000 yards

### 3.3.5 Amplitude of Return Signal, AMP

Computations in COMP2 normalize the maximum calculated amplitude of the signal. Then the normalized signal is modulated by a wave envelope shape that is selected from computer memory by the operator. Since the duration of a transmitted pulse is 40 milliseconds, the envelope shape has a time span more than 40 milliseconds to account for the spreading effect. Three possible envelope shapes for the target signals are given in Figure 16. Five-milliseconds step size is used to generate the envelope shapes. AMP determines which envelope is chosen, and computes and stores all the points describing the envelope in consecutive memory locations. Since the maximum time span is 80 milliseconds in waveform 2, seventeen memory locations are therefore reserved for storage. If the entire memory is not going to be occupied as in waveforms 1 and 3, the remaining locations are set to zero.

Four bits are sufficient for the dynamic range of the signal amplitude. The normalized amplitude is translated to the maximum amplitude of the envelope of a particular waveform. The subroutine AMP does this by multiplying the amplitude with 15 and the resulting number is rounded off to the closest one of the sixteen levels. Consecutive points on the envelope are then stored and ready to be transferred to the output ports every five milliseconds.




Figure 16 : Envelope Shape of Injected Signal

### 3.3.6 Interrupts

There are three interrupt routines used - RST 5.5 which is dedicated to keyboard interrupt, RST 6.5 which is used for the TSYNC interrupt, and RST 7.5 which is used for the timer interrupt. The RST 5.5, RST 6.5, and RST 7.5 hardware interrupts are different in function in that they are maskable through the use of the SIM (Set Interrupt Masks) instruction, which enables or disables these interrupts by clearing or setting corresponding mask flags based on data in the accumulator. The status of the interrupt mask previously set may be read by performing a RIM (Read Interrupt Masks) instruction.

The input interrupt routine (ININT) is entered when the RDKBD routine is waiting for a character and the user has pressed a key on the keyboard. ININT stores the input character in the input buffer and returns control to the RDKBD routine.

Figure 17 describes the timing control of the TSYNC (SYNINT) and timer interrupts (TIMINT). After COMPI is finished, the timer is set and interrupts are enabled.. The TSYNC interrupt can occur anytime after this. SYNINT starts the timer and takes care of the order of the interrupt sequence. It checks the TSYNC flag. If the flag is not cleared, ERR 1 is generated, which means that the repetition time of synchronization pulses is too short. This is because

two TSYNC interrupts come in consecutively without an intervening timer interrupt. If the flag was found to be cleared, ERR 1 would not be created, and the interrupts are in the right sequence. Finally, the TSYNC flag is set by SYNINT.

After the completion of COMP2, interrupts are enabled to allow the timer interrupt to occur. The wait time is found to be longer than the runtime of COMP2 in all circumstances. Therefore the timer interrupt must occur after the completion of COMP2. TIMINT stops the timer and generates a start pulse to the hardware. ECHO is then called to load all the output parameters to the output ports. The start pulse is now reset and the TSYNC flag is also cleared. The system will then go to the computations of COMPl again.





Figure 17: Timing Control of TSYNC and Timer Interrupts

### 3.3.7 Output, ECHO

ECHO transfers all available output data stored in the memory to the output ports. The port assignments are shown in Figure 18. ECHO has to account for the fact that NELDEL and EVAMP are transferred to the high order bits, and NOLDEL and ODAMP are transferred to the low order bits of the respective ports. The consecutive points, representing the envelope, are to be transferred to the output ports every five milliseconds until the last value has been transferred.

FRQP -  
EXPANSION RAM  
PORT A #29



NFREQ

EVSP -  
BASIC RAM  
PORT C #23



EVSEC

DELP -  
BASIC RAM  
PORT A #21



NELDEL

ODSP -  
EXPANSION RAM  
PORT C #2B



ODSEC

NOLDEL

AMPP -  
BASIC RAM  
PORT B #22



EVAMP

ODAMP

Figure 18: Port Assignments for Output Data

## Chapter IV

### HARDWARE DESIGN

#### 4.1 INTRODUCTION

Referring to Chapter III 'Software Design', the digital outputs generated by the computer are the even sector number, odd sector number, even sector amplitude, odd sector amplitude, frequency of return signal, even left sector delay, odd left sector delay and a start pulse. A start pulse has to be initiated before the delivery of the above digital data to the hardware.

To provide analog signal inputs to the sonar system, the hardware is required to generate a signal, the frequency of which is the transmitted frequency modified by the doppler shift. (Refer to Sections 2.2.4 and 3.2.2.3.) This signal should appear on two adjacent sectors to indicate the correct position of the target. (Refer to Sections 2.2.5 and 3.2.2.1.) For the fine tracking in the sonar system, two signals, representing the right and left half beams for each sector, account for the phase difference in the half beams. (Refer to Sections 2.2.6 and 3.2.2.2.) The amplitudes of each of the signals are determined by the calculated normalized values and by the AGC (Automatic Gain Control) feedback.

from the sonar system. (Refer to Sections 2.2.7, 3.2.2.4 and 3.3.8.)

The overall design is shown in block diagram form in Figure 19. The number of bits has been defined for every output parameter of the software. The right and left half beams of a sector are addressed by the same number since they are in the same sector. As the sectors are grouped in sets of two, there are four groups of eighteen half beams. Thus, for the main and adjacent sectors excited, there are altogether four 18-output multiplexing circuits. Two of these indicate the right and left half beams of an even sector, and the other two indicate those of an odd sector.

The digital data representing the amplitude envelope is clocked into the multiplying D/A converters by a number of frequency signals coming out of the clock circuit. Only three clocks are required because the right half beam of each sector is taken as a reference delay of 30 microseconds and the other two left half beams are clocked at the required times corresponding to the computed delays. Both half beams in a particular sector have the same amplitude. For the clock circuit, the frequency input data is used to count the 10 MHz down to the required doppler shifted frequency. The signal outputs of this frequency are delayed to account for the relative delay between right and left half beams. The input data for the left beam delays of both sectors are set to give the computed delay times.


Digital Data  
from Computer

Even Sector


Address 5

60

Even Sector  
Amplitude 4



Odd Sector  
Address 5



AGC





Figure 19: Block Diagram of Hardware Design

#### 4.2 CLOCK CIRCUIT

To the clock circuit the digital input data representing frequency; even left sector delay and odd left sector delay are applied. The start pulse initiates the simulation of the return signal; in other words, it starts the generation of the output frequency signals of the clock circuit. The block diagram of the clock circuit is shown in Figure 20.

The resolution required to display the correct doppler frequency is approximately 100 nanoseconds. Subsequently, a 10 megahertz crystal is needed in the clock circuit. The digital frequency data from the computer is calculated to generate the signal return frequency modified by the doppler shift. The hardware is designed in a way that this digital data is used to count the 10 megahertz crystal down to the required return frequency of the signal. This frequency is the same for all right and left half beams, but the signal representing this frequency should be delayed appropriately to generate different frequency signals representing the right and left half beams. The clock circuit uses the synchronous digital counters [12]. The frequency data obtained from the computer is the same for all counters (COUNTER 1, COUNTER 2 and COUNTER 3).

The phase difference of the right and left half beams is represented by the relative time delay of the two half beams. The signal representing the frequency is therefore

delayed to generate two signals of the same frequency to account for the relative time delay of the two beams. A constant 30 microseconds delay is determined for the time delay of both the right half beams. This is done to avoid a possible negative time delay. Thus, variable time delays of the left half beams are adjusted to indicate the relative time delays between the right and left half beams. Now the other digital counters (COUNTER 4, COUNTER 5 and COUNTER 6) are responsible to generate these time delays. The 10 megahertz crystal is also designed to be the clock for these digital counters. Taking the right half beam as an example, the counters (COUNTER 4) are preset to provide a 30 microseconds count from the 10 megahertz clock. All the counters (COUNTER 1 and COUNTER 4) associated with the right half beam have to be interconnected to provide the proper timing of the output signal of the frequency. Line 'a' indicates the enable line from COUNTER 4 to COUNTER 1 after a 30 microseconds delay is created. The counters for the other frequency outputs are similarly connected. Instead, the counters receive the variable time delay digital data of the two left half beams from the computer. The individual parts of the clock circuit will be further explained in the following sections.




Figure 20: Block Diagram of Clock Circuit

#### 4.2.1 Implementation of 10 Megahertz Frequency

The '10 MHz Crystal' in Figure 20 is to generate a 10 megahertz frequency in synchronization with the enable pulse from the computer. This enable pulse is the start signal to simulate the return signal.

The implementation is shown in Figure 21. The IC 74624 is a voltage-controlled oscillator, to which the 10 megahertz crystal is clamped. Pin 6 is the output providing a 10 megahertz frequency and pin 8 is the complementary output. The 10 megahertz is the clock frequency of the flip-flop 7474 which is used to synchronize the frequency with the 'Enable Pulse'. Figure 22 shows the timing diagram. The 'Enable Pulse' can appear at any time instant from the computer. The outputs now go to the other circuits to generate the frequency and the time delays.




Figure 21: Implementation of the 10 MHz Frequency Source




Figure 22: Timing Diagram for the 10 MHz Frequency Source

#### 4.2.2 Implementation of the Time Delays

As was mentioned in Section 3.2.2.3, the delays can appear anywhere between 0 and 75 microseconds, with a 5 microseconds resolution. The block 'COUNTER 5' in Figure 20 is taken as an example, since 'COUNTER 4' is just a particular case with a constant 30 microseconds delay, and 'COUNTER 6' is an equivalent block with different input data.

The implementation to obtain a particular time delay is shown in Figure 23. The digital data generated from the computer is to produce a time delay between 0 and 75 microseconds with a 5 microseconds resolution. Therefore, the circuit is implemented in such a way as to generate a 5 microseconds delay in the first place, then the 200 kilohertz, which corresponds to 5 microseconds, is in turn the clock frequency of the other counter to generate the required time delay. The synchronous 4-bit up/down counters 74193 are used to count down the 10 megahertz frequency. The first two counters are used to generate a 5 microseconds time delay. Thus, these two counters are preset at a decimal value of 50, which is used to count the 10 megahertz down to 200 kilohertz, which corresponds to 5 microseconds. This configuration is only constructed once, since the output indicated by '200 KHz' can be shared by the blocks 'COUNTER 4' and 'COUNTER 6' in Figure 20. The 'borrow' output from the first counter, which is associated with the preset least

significant bits, is connected to the 'count down' input of the second counter. This connection may provide a proper division for the 10 megahertz, since only a single inverted pulse for the 'borrow' is generated, whenever the first counter counts down to zero. The 'borrow' in turn is the clock pulse to count down the second counter. The ultimate inverted pulse generated by the 'borrow' output of the second counter is fed back for the loading mechanism of the preset inputs to generate a 5 microseconds time interval repetitively. Now the 200 kilohertz is the frequency of the third 74193 counter. This counter will receive a 4-bit datum representing the delay of the left half beam of the even sector. The counter will generate the required time delay between 0 and 75 microseconds through the 'borrow' output. Again, an inverted pulse is produced. Now, a set-reset flip-flop is used to produce the enable signals to the other circuit for the generation of the frequency.

The timing diagram is shown in Figure 24. A digital input is taken, for example, to be 0010. Therefore, a 10 microseconds delay is created, as shown in 'Borrow 2'. The flip-flop is thus set to provide enable signals to Figure 25, which generates the required frequency.




Figure 23: Implementation of the Time Delay of the Left Half Beam of the Even Sector




Figure 24: Timing Diagram for the Time Delay

#### 4.2.3 Implementation of the Return Signal Frequency

In Section 3.2.2.3, the data computed representing the frequency is to count the 10 megahertz down to twice the required frequency. This frequency is then divided by two to obtain the required frequency. This is done to obtain even duty cycles of the required frequency since the borrow output of the counter only gives one inverted pulse for every time it counts down to zero. The return signal frequency range is 7.2 KHz + 250 Hz. Twice this frequency range is from 13.9 KHz to 14.9 KHz. The number to divide the 10 MHz to the above double frequency range is from 671 to 719. Twelve bits are needed to code these numbers. However, the four most significant bits are always the same. Thus eight bits are sufficient.

The circuit to generate the return signal frequency is shown in Figure 25, which is equivalent to the block 'COUNTER 1' in Figure 20. In fact, COUNTER 1, COUNTER 2 and COUNTER 3 are all equivalent since the same frequency output is to be provided. 74193 counters are used to count down the 10 megahertz frequency. The 'borrow' output from the first counter, which is associated with the least significant bits, is connected to the 'count down' input of the second counter. The second counter is similarly connected to the third counter, which is associated with the four most significant bits. This connection may provide a proper divi-

sion for the 10 megahertz. In addition, the input data should be loaded into the counters at the same time. The ultimate inverted pulse generated is from the counter which is associated with the most significant bits. This pulse is fed back for the loading mechanism and the inverted pulse is repeatedly generated to create the required frequency. This will be further explained in the timing diagram. At this point, the flip-flop 7474 is used to divide down the frequency obtained to one-half. The flip-flop is enabled when the count-down for the corresponding time delay (from Figure 23) is achieved. Also, the 'Counters enable' is active at the same time. This is to ensure that the required frequency is produced only after a certain time delay, which is generated by the time delay circuit.

The timing diagram is shown in Figure 26. The counters and the flip-flop are enabled as soon as the time delay is achieved. The digital input data are repetitively loaded into the counters whenever a ultimate 'borrow' is created. This continuous 'borrow' signal represents a frequency which is twice the required frequency. The double frequency is then divided by two to obtain the required frequency.




Figure 25: Implementation of the Return Signal Frequency




Figure 26: Timing Diagram for the 'Return' Signal Frequency

#### 4.3 MULTIPLYING DIGITAL-TO-ANALOG CONVERTER (MDAC) AND MULTIPLEXING CIRCUIT

Referring to Figure 19, the MDAC and the multiplexing circuits have been shown in block diagram form. There are four similar circuits constructed to interface with the sonar system. Thus, only one of the four parallel circuits is to be discussed here. This is shown in Figure 27.




Figure 27: Block Diagram of Multiplying Digital-to-Analog Converter and Multiplexing Circuit

Four bits of amplitude data from the computer are clocked into the MDAC according to the frequency generated by the clock circuit. The amplitude generated by the MDAC is determined from the digital input data and the AGC (Automatic Gain Control) feedback from the sonar system. The signal determined is then injected into one of the thirty-six circuits of the sonar system, by means of a multiplexing circuit. Referring to Section 4.1, since the sectors are grouped into even and odd numbers, eighteen channels require addressing by 5 bits of data from the computer.

#### 4.3.1 Implementation of the Multiplying Digital-to-Analog Converter (MDAC)

The implementation of the MDAC [12], [13], [14] is shown in Figure 28. The 4-bit amplitude data is clocked into the MDAC according to the signal generated by the clock circuit. The AND Gate 7408 replaces the block indicated by 'AND'. The MC1508 MDAC output current is the linear product of the 4-bit digital word and the analog reference voltage. Voltage outputs are obtained by using an external operational amplifier (A741) as a current to voltage converter. The operational amplifier generates a positive voltage limited only by its positive supply voltage. The unity gain operational amplifier (TL072) serves as a buffer for the reference voltage of the D/A converter. The variable resistor is adjusted so that the required maximum input signal level of the AGC is 2.5 volts.

The signal that appears at the output of the circuit is shown in Figure 29. Either one of the three envelope shapes will be injected into the sonar system.





Figure 28: Implementation of the Multiplying D/A Converter (MDAC)



Time in Milliseconds, Period corresponding to the Return Frequency

Figure 29: Implementation of the Injected Signal into the Sonar System

#### 4.3.2 Implementation of the Multiplexing Circuit

The block diagram of the multiplexing circuit is shown in Figure 30. The three least significant bits  $c_3$ ,  $c_4$ ,  $c_5$  of the control inputs is to select one of the outputs from each of the multiplexers. The decoder, which is controlled by  $c_1$  and  $c_2$ , has three output lines to enable one of the three multiplexers. Therefore, only one of the eighteen outputs is selected at one time.

The implementation of the multiplexing circuit [12], [13], [14] is shown in Figure 31. The two most significant bits of the address go to the decoder 74138 to enable one of the three multiplexers (MC14051), while one of the eight outputs of a multiplexer is selected using the remaining three least significant bits of the sector address. Therefore one of the eighteen sectors is selected at one time depending on the sector address. The level shifter (MC14504B) will shift a TTL signal to CMOS logic levels for any CMOS supply voltage between 5 and 15 volts.




Figure 30: Block Diagram of the Multiplexing Circuit




Figure 31: Implementation of the Multiplexing Circuit

#### 4.4 IMPLEMENTATION OF SYNCHRONIZATION PULSES

The synchronization pulses serve two purposes in the system design. Firstly, they are the input to the SID (Serial Input Data) of the CPU (Central Processor Unit) for the subroutine REPTIM. Secondly, they are the interrupt signal to the input RST 6.5 of the CPU. Therefore, they must be implemented and hardwired to the above mentioned two inputs of the CPU. A monostable multivibrator (one-shot) is used to generate the required synchronization pulses of width approximately 1.2 milliseconds. Figure 32 illustrates this.




Figure 32: Implementation of Synchronization Pulses

## Chapter V CONCLUSIONS

Experiments have been conducted on the system at the Fleet School Halifax using the constructed package. The simulation concept was successfully demonstrated.

Seventy-two cables, which carry the simulated half beam signals, were connected from the simulator outputs to the injection points of the sonar system. The suitability of the proposed injection points was confirmed. The simulator provides the required signal to any one of the thirty-six Pre-formed Beam (PFB) cards at the correct times and at a frequency modified by the doppler effect.

The programme, stored in the SDK-85 microcomputer memory, reacts to the input data which results in the generation of the digital signals, and is followed by the D/A conversion and the display of the target on the display screen.

The package was tested both at the University of Ottawa and at the Fleet School, and possesses the following capabilities:

- (1) The ability to calculate the return signal, given the envelope required to represent the multipath effect.

- (2) The ability to present the signal at ranges of 800 to 32000 yards.
- (3) The ability to follow a moving target from one beam to the adjacent beam with appropriate gradual diminuation in one beam and increase in the adjacent beam.

At the Fleet School Halifax, the target was displayed on the display screen with various sets of input data to the computer. Signal parameters were measured in the sonar system in terms of the doppler frequency and the range. However, photographs were not allowed to be taken as objective measures.

In the future, the software package is to be redeveloped for use with the Sperry Univac computer (AN-UYK 502) which is commonly used by the Department of National Defense, Government of Canada. This computer was supposed to be used at the beginning of this project. However, due to some access problems, it was not functioning as required. For demonstration purposes, the Intel SDK-85 microcomputer was used instead to provide the return signals to the sonar system.

## Appendix A

### OVERALL SCHEMATIC DIAGRAMS

The overall schematic diagrams are shown in Figures 33, 34, and 35. The schematic diagrams of the clock circuit, which are shown in Figures 33 and 34, were built on two boards (A and C).

The schematic diagram of the multiplying digital-to-analog converter and multiplexing circuit is given in Figure 35. Four identical boards were built based on this configuration. Boards E, G, J and L describe the even right sectors, even left sectors, odd right sectors and odd left sectors respectively.




Figure 33: Schematic Diagram of Clock Circuit (Sheet 1 of 2)

Enable Pulse In

87

C-2  
10 MHz  
C-4  
200 KHz  
C-11

(LSB)  
C-L  
C-M  
C-N  
Freq.  
In  
C-P


C-7  
Even Left  
Freq. Out

C-R  
C-S  
C-T  
C-U

C-8  
Odd Left  
Freq. Out

(MSB)

Odd Left(LSB) C-B  
Delay In C-C  
C-D  
(MSB) C-E  
Even Left(LSB) C-F  
Delay In C-H  
(MSB) C-J  
(MSB) C-K



BOARD C

Figure 34: Schematic Diagram of Clock Circuit (Sheet 2 of 2)




Figure 35: Schematic Diagram of Multiplying D/A Converter and Multiplexer Circuit

## Appendix B

### HARDWARE INTERCONNECTIONS

The hardware was built on several boards in an enclosure. The SDK-85 microcomputer is mounted on the top; two ribbon cables are connected from the output ports to transfer data to the hardware. Two other cables from the hardware are used to interface with the sonar system.

Integrated Circuit (IC) chips layout of boards A, C, E, G, J and L are shown in Figures 36, 37 and 38. The number at the corner of each IC corresponds to the number used in the schematic diagrams.

Figures 39 and 40 show the interconnections between the ribbon cables and the boards. Sheet #1 shows the connections between the computer and the simulator hardware, while sheet #2 shows the connections between the hardware and the sonar system.

Figures 41 and 42 show the interconnections between the boards inside the enclosure. The PFB (Preformed Beam) and AGC (Automatic Gain Control) boards are also installed in the enclosure for testing purposes. However, when testing is completed, these will be removed out of the simulator.

The front view of the sonar signal simulator built is shown in Figure 43. The SDK-85 microcomputer is mounted on the top of the enclosure, in which all the constructed boards are installed.
























Figure 36: IC Chips Layout (Sheet 1 of 3)



○  
1 2 3 4 5 6 7 8 9 10 11 12 13 14 15 16 17 18 19 20 21 22

BOARD C

Figure 37: IC chips Layout (Sheet 2 of 3)



○  
1 2 3 4 5 6 7 8 9 10 11 12 13 14 15 16 17 18 19 20 21 22

BOARDS E, G, J, L

Figure 38:IC Chips Layout (Sheet 3 of 3)

<u>Ribbon Cable 1</u>	<u>Boards E,G</u>	<u>Ribbon Cable 2</u>	<u>Boards J,L</u>
1	L	1	L
4	M	4	M Odd
3	K Even	3	K Sector
6	J Sector	6	J
5	H	In the order M L K J H	H
8	C(MSB)	(MSB) (LSB)	<u>Boards A,C</u>
7	D Even		
10	E Amplitude		
9	F (LSB)	8	U
	<u>Boards J,L</u>	7	T
12	C(MSB)	10	S
11	D Odd	9	R
14	E Amplitude	12	P Frequency
13	F (LSB)	11	N
	<u>Board C</u>	14	M
16	K(MSB)	13	L (LSB)
15	J Even Left	25	GND
18	H Delay	26	GND
17	F (LSB)		
20	E (MSB)		
19	D Odd Left		
22	C Delay		
21	B (LSB)		
25	GND		
26	GND		

Figure 39: Interconnection between the Ribbon Cables and the Boards (Sheet 1 of 2)

Ribbon  
Cable 3Board E

1	3
2	4
3	5
4	6 Even
5	7 Right
6	8 Sectors
7	9
8	10
9	11
10	12
11	13
12	14
13	15
14	16
15	17 : First Sector
16	18 : Last Sector
17	19
18	20

Ribbon  
Cable 4Board J

1	3
2	4
3	5
4	6 Odd
5	7 Right
6	8 Sectors
7	9
8	10
9	11
10	12
11	13
12	14
13	15
14	16
15	17
16	18
17	19
18	20

Board G

19	3
20	4
21	5
22	6 Even
23	7 Left
24	8 Sectors
25	9
26	10
27	11
28	12
29	13
30	14
31	15
32	16
33	17
34	18
35	19
36	20

Board L

19	3
20	4
21	5
22	6 Odd
23	7 Left
24	8 Sectors
25	9
26	10
27	11
28	12
29	13
30	14
31	15
32	16
33	17
34	18
35	19
36	20

Figure 40:

Interconnection between the Ribbon Cables  
and the Boards (Sheet 2 of 2)




Figure 41: Interconnection between the Boards (Sheet 1 of 2)




Figure 42: Interconnection between the Boards (Sheet 2 of 2).




Figure 63: Front View of the Sonar Signal Simulator Package

POOR COPY  
COPIE DE QUALITEE INFERIEURE

Appendix C  
LIST OF PARTS

Chips are shown in the layout diagrams. The parts used are listed as follows:

BOARD A

<u>Number</u>	<u>Type</u>	<u>Description</u>
IC1	7474	Dual D-Type Positive Edge-Triggered Flip-Flop
IC2	74193	Synchronous 4-Bit Binary Up/Down Counter
IC3	74193	Above
IC4	7400	Quad 2-Input NAND Gate
IC5	74193	Above
IC6	74193	Above
IC7	7474	Above
IC8	74193	Above
IC9	74193	Above
IC10	74624	Voltage-Controlled Oscillator
IC11	7400	Above

BOARD C

<u>Number</u>	<u>Type</u>	<u>Description</u>
IC1	74193	Above
IC2	74193	Above
IC3	74193	Above
IC4	74193	Above
IC5	74193	Above
IC6	74193	Above
IC7	74193	Above
IC8	7474	Above
IC9	7474	Above
IC10	74193	Above
IC11	7400	Above

BOARDS E, G, J, L

<u>Number</u>	<u>Type</u>	<u>Description</u>
IC1	MCL4504B	TTL or CMOS to CMOS Hex Level Shifter
IC2	A741	Frequency-Compensated Operational Amplifier
IC3	TL072	Low-Noise JFET-Input Operational Amplifier
IC4	7408	Quad 2-Input AND Gate
IC5	MCL508	8-Bit Multiplying D/A Converter
IC6	74138	3-to-8 Line Decoder/Demultiplexer
IC7	MCL4051B	8-Channel Analog Multiplexer
IC8	MCL4051B	Above
IC9	MCL4051B	Above

MEMORY

<u>Quantity</u>	<u>Type</u>	<u>Description</u>
1	MK4118-3	1K x 8 Static RAM
7	MK2716-6	2K x 8 UV Erasable PROM

## Appendix D

### OPERATION INSTRUCTIONS

In order to operate the simulator, the system requires that various input parameters be entered by the operator via the SDK-85 keyboard. The input procedures are:

RESET        resets the system, terminates execution.

GO 8000      load program counter with 8000H; this is the starting address of the simulation programme.

EXEC        executes the programme.

This EXEC command starts the programme; at this point a '0' will appear in the data field.

NEXT        a '1' will appear in the data field; this indicates that the first of a list of seven system parameters is now available for inspection and possible change.

These seven parameters, as identified by the display of an integer between 1 and 7 in the data field, are:

VELREC	(knots)	1
VELTAR	(knots)	2
RANGE	(yards x 100)	3
ANGLE	(degrees)	4
ALPHA	(degrees)	5
ENLOP		6

VSOUND (feet/second)

7

A more detailed description of these parameters may be found in Section 3.3.3.

As stated above, a '1' will appear in the data field after the EXEC key is pressed. This indicates that VELREC is available for inspection and change. The address field will contain a previous value for VELREC or, if the system has just been turned on, a random value. If it is desired to retain the value displayed for VELREC, proceed to parameter 2 (VELTAR) by, pressing EXEC, a '2' should appear in data field. If a new value for VELREC is required, press NEXT. This will clear the address field and a new value may be typed in. Then proceed to parameter 2 by pressing EXEC - a '2' should then appear in data field. The exact same procedure is used for the six remaining pararmeters. Bear in mind the admissable ranges of the various parameters as described in Section 3.3.3. If a particular value is out of range, the display will blank out when it is attempted to enter the value by pressing EXEC. In addition, enter the RANGE (parameter 3) in units of 100 of yards. Thus 800 yards is entered as 8 and 32000 yards is entered as 320. After entering VSOUND and pressing EXEC, the data entry has been completed. At this point all LED's will be activated until the subroutines REPTIM and UNITS have finished - then GO is displayed in the data field to indicate that the simulation has begun.

If a simulation is rerun with the same data as entered previously, it is not necessary to enter all the same parameters again. Instead, enter the following

RESET

GO 8000

EXEC            '0' displayed in data field

GO

However, in order to do this successfully, ensure that the frequency of the synchronization pulses has not been changed by the operator.

Appendix E  
COMPUTER PROGRAMMES

Polar to Rectangular Coordinates Conversion

```
1      SUBROUTINE PECPOL
2      COMMON /INDATA/ TIME, TSUND, VELPEC, VELTRP, RANGE, ANGLE, ALPHA, VELDATA,
*                           XVELTA, YVELTA, XINTRP, YINTRP,
3      XVELTR=VELTRP*COS(ALPHA)
4      YVELTR=VELTRP*SIN(ALPHA)
5      XINTRP=RANGE*COS(ANGLE)
6      YINTRP=RANGE*SIN(ANGLE)
7      RETURN
8      END
```

Provide Information of Time Delay of Return Signal

```

1      SUBROUTINE COMP1
2      INTEGER*1 FLG.
3      COMMON /INDATA/ TIME, TSYNC, VELREC, VELTRA, RANGE, ANGLE, ALPHAD, VSOUND
4                  XVELTA, YVELTA, XINTAR, YINTAR
5      COMMON /ATRIP/ TA, TB, TC, TD, TE, XSTAR2, YSTAR2, FLG, NEED1
6
7      *          TO COMPUTE THE POSITION OF RECEIVER AT THE TIME OF TRANSMISSION
8
9      C          XREC1=VELREC*TIME
10
11     C          TO COMPUTE THE REFLECTION TIME
12
13     C          TA=XVELTA**2+YVELTA**2-VSOUND**2
14     C          TB=2.*((XINTAR-XREC1)*XVELTA+YINTAR*YVELTA+TIME*VSOUND)**2
15     C          TC=(XINTAR-XREC1)**2+YINTAR**2-TIME*TIME*VSOUND**2
16     C          TD=TB-TB-4.*TA*TC
17     C          TE=-(TB+SQRT(TD))/(2.*TA)
18
19     C          TO COMPUTE THE POSITION OF THE TARGET
20
21     C          XSTAR2=XINTAR+XVELTA*TE
22     C          YSTAR2=YINTAR+YVELTA*TE
23
24     C          TO COMPUTE THE RECEIVE TIME
25
26     C          TR=(VELREC+VSOUND)*(VELREC-VSOUND)
27     C          TB=2.*((TE*VSOUND+VSOUND-VELREC+YSTAR2)*
28     C          TC=XSTAR2**2+YSTAR2**2-TE*TE*VSOUND**2
29     C          TD=TB*TB-4.*TR*TC
30     C          TE=-(TB+SQRT(TD))/(2.*TR)
31     C          RETURN
32     END

```

## The Rest of Computations in Signal Generation

```

1      SUBROUTINE COMP2
2      REAL L1,L2,L3,L4,L5,L6,L7,L8
3      INTEGER SEC1,SEC2
4      INTEGER M1,EYSEC,OSEC,NELDEL,NOLDEL,FLG
5      COMMON C1,C0EF,P1,P105,P115,P120,FREQ1
6      COMMON XINDATR1,TIME,TSYNC,WELP0,WELTA,RANGE,ANGLE,ALPH
7      COMMON YSOUND,WELTA1,WELTA2,XINTAR,XINTAR2
8      COMMON XRESULT,YRESULT,ANPER,AMPOA,EYSEC,OSEC,NELDEL,NOLDEL,WESOC
9      COMMON XTEMP1,TA,TB,TC,TD,TE,XTAR1,XTAR2,FLG,WSEC1

C      TO COMPUTE THE POSITION OF RECEIVER AT THE RECEIVING TIME
C
10     XREC3=WELP0+TE

C      TO COMPUTE THE RANGE
C
11     RANGE=(XREC3-XTAR2)**2-YTAR2**2
12     RANGE=SORT(RANGE)

13     IF (RANGE .LT. 1800) 1 GO TO 450
14     IF (RANGE .GT. 32000) 1 GO TO 451

C      TO COMPUTE THETA1, THETA2, THETA3 AND THETA4
C
15     TA=YTAR2-YTAR1
16     L1=XTAR2-XP01**2+TA
17     L2=XREC3-XP01
18     L3=(XREC3-XTAR2)**2+TA
19     L4=(XTAR2-YINTAR1)**2+YINTAR2-YINTAR1**2
20     LS=(XP01-YINTAR1)**2+YINTAR1**2
21     TA=SORT(L1)
22     TB=ABS(L2)
23     TC=SORT(L3)
24     TD=SORT(L4)
25     TE=SORT(L5)
26     L6=(L1+TB+TC)/2.*TA+TB
27     L7=(L4-L1-L5)/2.*TD+TC
28     L8=(TB*TC-L3-L1)/2.*TE+TC
29     THETA1=ACOS(L6)
30     THETA2=ACOS(L7)
31     THETA4=ACOS(L8)
32     THETA3=THETA1-THETA4-THETA2

C      TO COMPUTE THETA*
C
33     IF (YTAR2) 50,50,40
34     40     THETA=PI+THETA4
35     50     GO TO 60
36     50     THETA=PI-THETA4
37     60     THETA=THETA/C0EF
38     60     ITHTH=IFIX(THETA)

```

## FORTRAN COMPILER

108

```

38      N=ITHETA/10
C
C      TO COMPUTE THE SECTORS
C
39      IF (MOD(ITHETA,100) .EQ. 90, 98, 70)
40      90  IF (ITHETA) 90, 100, 90
41      100 SEC1=1
42      SEC2=36
43      GO TO 140
44      98  SEC1=N
45      SEC2=N+1
46      GO TO 140
C
47      70  IF (MOD(ITHETA,100-5)) 110, 120, 130
48      120 SEC1=N+1
49      SEC2=N+2
50      GO TO 140
51      110 SEC1=N+1
52      SEC2=N
C
53      IF (N .EQ. 80) SEC2=36
54      GO TO 140
55      130 SEC1=N+1
56      SEC2=N+2
C
57      IF (N .EQ. 35) SEC2=1
58      140 IF (MOD(SEC1,2)) 144, 145, 144
59      145 EYSEC=SEC1
60      O0SEC=SEC2
61      GO TO 148
62      144 O0SEC=SEC1
63      EYSEC=SEC2
64      148 EYSEC=(EYSEC-2)/2
65      O0SEC=(O0SEC-1)/2
C
C      TO COMPUTE THE ANGLE DEVIATED FROM THE CENTER OF THE BEAM
C
66      GAMMA1=(SEC1*10-5)-ITHETA
67      GAMMA2=(SEC2*10-5)-ITHETA
68      GAMMA1=ABS(GAMMA1)
69      GAMMA2=ABS(GAMMA2)
C
C      TO COMPUTE THE TIME DELAYS
C
70      IF (GAMMA2 .GT. 10) GAMMA2=260.-GAMMA2
71      GAMMA1=GAMMA1*COEF
72      GAMMA2=GAMMA2*COEF
73      TA=6.E5/V_SOUND
74      DEL1=TA*SIN(GAMMA1)
75      DEL2=TA*SIN(GAMMA2)
C
76      IF ((SEC1 .EQ. 360 .AND. (SEC2 .EQ. 10)) .OR. 60 TO 270
77      IF ((SEC1 .EQ. 10 .AND. (SEC2 .EQ. 260)) .OR. 60 TO 270
78      IF (SEC1-SEC2) 290, 290, 210
79      290 IF (MOD(SEC1,2)) 330, 330, 340
80      330 EDEL=DEL1
81      ODEL=DEL2

```

```

82      GO TO 250
83      340      OLDEL=DEL1
84      ERDEL=DEL2
85      GO TO 251
C
86      210      IF (MOD(SEC1,2)) 370,370,380
87      370      ERDEL=DEL1
88      OLDEL=DEL2
89      GO TO 251
90      280      ORDEL=DEL1
91      ELDL=DEL2
92      GO TO 250
93      270      ELDL=DEL1
94      ORDEL=DEL2
95      GO TO 250
96      280      ORDEL=DEL1
97      ELDL=DEL2
98      250      ELDL=30. + ELDL
99      OLDL=30. - ORDEL
100      GO TO 352
101      351      OLDL=30. - OLDL
102      ELDL=30. - ELDL
C
103      352      IF (ELDL .LT. 0.) ELDL=0
104      IF (ELDL .GT. 75.) ELDL=75.
105      ELDL=(ELDL/5.)+0.5
106      NOLDL=IFIX(OLDL)
C
107      IF (OLDL .LT. 0.) OLDL=0
108      IF (OLDL .GT. 75.) OLDL=75.
109      OLDL=(OLDL/5.)+0.5
110      NOLDL=IFIX(OLDL)
C
C      TO COMPUTE THE FREQUENCY
C
111      FREQ=FREQ1*VSOUND/(VSOUND-VELP0-L0)
112      FREQ=FREQ*(VSOUND-VELTAP*L7)/VSOUND
113      FREQ=FREQ*VSOUND/(VSOUND-VELTRP*COS(THETAP))
114      FREQ=FREQ*(VSOUND-VELP0+L9)/VSOUND
115      FREQ=10000 / (2.*FREQ)-0.5
116      NFREQ=IFIX(FREQ)
C
117      GAMMA1=9.*GAMMA1
118      GAMMA2=9.*GAMMA2
119      GAIN1=COS(GAMMA1)
120      GAIN2=COS(GAMMA2)
C
C      TO COMPUTE THE AMPLITUDES
C
121      IF ((ALPHA .GE. 0.) .AND. (ALPHA .LE. PI05)) GO TO 190
122      IF ((ALPHA .GE. PI) .AND. (ALPHA .LE. PI15)) GO TO 190
123      GO TO 200
124      190      ALPHA=ALPHA-PI
125      190      IF (YTR2) 210,220,220
126      210      Z1=THETA4-ALPHA-
127      190      IF ((Z1 .GE. -PI05) .AND. (Z1 .LE. 0.)) BETR=PI05+Z1
128      190      IF ((Z1 .GE. 0.) .AND. (Z1 .LE. PI)) BETR=PI05-Z1

```

FORTRAN COMPILER

```
129      GO TO 230
130      220      Z2=THETB4+ALPHA
C
131      IF ((Z2 .GE. 0.) .AND. (Z2 .LE. PI)) BETA=PIB1/Z2-P105
132      IF ((Z2 .GE. PI) .AND. (Z2 .LE. PI15)) BETA=P115-Z2
133      GO TO 230
134      200      IF ((ALPHA .GE. P105) .AND. (ALPHA .LE. P15)) ALPHA=P1-P244
135      IF ((ALPHA .GE. P115) .AND. (ALPHA .LE. P120)) ALPHA=P115-P245
136      IF ((YTR2) 220, 210, 210
137      230      SIGMA=COS(BETA)
C
138      IF (ISETA .EQ. P105) SIGMA=0.
139      TS=SOPT(SIGMA)
140      AMP1=GAIN1*TS
141      AMP2=GAIN2*TS
C
142      IF (MOD(SEC1,2) .EQ. 1) 601, 602, 601
143      602      AMPEV=AMP1
144      ANPOD=AMP2
145      GO TO 605
146      601      ANPOD=AMP1
147      AMPEV=AMP2
C
C      TO INCREMENT THE TRANSMISSION TIME BY A SYMBOL PERIOD OF
C      SYNCHRONIZATION PULSES
C
148      605      TIME=TIME+TSYNC
C
149      FLG=0
150      RETURN
C
151      450      FLG=1
152      RETURN
C
153      451      FLG=2
154      RETURN
155      END
```

110

MODULE INFORMATION:

CODE AREA SIZE = 0A60H 2784D  
VARIABLE AREA SIZE = 0060H 1360  
MAXIMUM STACK SIZE = 000EH 140  
202 LINES READ

0 PROGRAM ERROR(S) IN PROGRAM UNIT COMP2

0 TOTAL PROGRAM ERROR(S)  
END OF FORTRAN COMPILE

**Input/Output and Timing Control**

LOC	OBJ	LINE	SOURCE STATEMENT
		1	NAME SONAR
		2	EXTPN F000,F01W,F01SD,PL00,FILTER,F01L,SEET,F01SF,SE01
		3	EXTPN COMF1,COMF2,F02G0,REC01
		4	STCN 104
		5	-----
		6	PROGRAM CONSTANTS
		7	-----
0000		8	POISR EOU 90H CONTROL CHARACTER TO INDICATE DATA IN
		9	DISPLAY FIELD OF DISPLAY
0000		10	PLOFF EOU 00H CONTROL CHARACTER TO CLEAR DATA IN DISPLAY
		11	BLANKING PERIOD
0000		12	ALLON EOU 00H CONTROL CHARACTER TO TURN ON DISPLAY AND
		13	BLANKING PERIOD
0022		14	PMFF EOU 23H OUTPUT PORT FOR EXPANSION
0020		15	BDSR EOU 20H OUTPUT PORT FOR OFF IN SE010 KEY
1000		16	BTIMC EOU 1E00H BASIC RAM TIMER COUNT FOR 100 MS DELAY
0025		17	BTIMH EOU 25H ---- HIGH ORDER BYTE OF TIMER COUNT
0024		18	BTIML EOU 24H ---- LOW ORDER BYTE OF TIMER COUNT
0040		19	BTIMM EOU 40H ---- TIMER MODE = 0000000000000000
1000		20	CNTL EOU 1E00H ADDRESS FOR SE010 CONTROL REGISTER
		21	DISPLY CHF 0079
0004		22	DDISP EOU 94H CONTROL CHARACTER TO INDICATE DATA IN
		23	DISPLAY FIELD OF DISPLAY
0021		24	DELP EOU 21H OUTPUT PORT FOR DELAY
1000		25	DISPLV EOU 1E00H ADDRESS FOR SWEEPING CHARACTERS TO DISPLAY
0029		26	EDSP EOU 20H OUTPUT PORT FOR OFF IN EXPANSION
0000		27	EMPTY EOU 60H MSB=1 INDICATES EMPTY INPUT BUFFER
0020		28	ETIMH EOU 20H EXPANSION RAM HIGH ORDER BYTE OF TIMER COUNT
0020		29	ETIML EOU 20H ---- LOW ORDER BYTE OF TIMER COUNT
0023		30	EVSP EOU 23H OUTPUT PORT FOR EVEN SECTOR ADDRESS
0010		31	EXEC EOU 10H CHARACTER GENERATED BY EXEC KEY
0029		32	FPROP EOU 20H OUTPUT PORT FOR FREQUENCY
0012		33	GO EOU 12H CHARACTER GENERATED BY GO KEY
0000		34	HOUT EOU 00H CHARACTER TO SET 500=1
0040		35	LOUT EOU 40H ---- 500=0
0011		36	NEXT EOU 11H CHARACTER GENERATED BY NEXT KEY
0028		37	ODSP EOU 22H OUTPUT PORT FOR 000 SECTOR ADDRESS
0040		38	READ EOU 40H CONTROL CHARACTER TO IMMEDIATE READ FROM KEYBOARD
004F		39	TSTOP EOU 4FH CONTROL CHARACTER TO STOP TIMER AND INITIATE
		40	REPORTS AS THE OUTPUT ONE
000F		41	TSTART EOU 00FH CONTROL CHARACTER TO START TIMER
		42	-----
		43	-----
		44	RESET ENTRY POINT
		45	-----
		46	RESG
0000		47	ORG 0000H
0000 AF,		48	SONAR: K0A 80H INITIALIZE 8079 FOR A CHARACTER DISPLAY - LEFT
		49	ENTRY, 2 KEY LOOK OUT
0001 220019		50	STA CNTL
0004 3EDC		51	MVI A,ALLOFF:CLEAR DISPLAY
0006 220019		52	STA CNTL
0009 3E20		53	MVI A,20H WAIT OUT BLANKING TIME
000B 3D		54	DCR B

LOC	OBJ	LINE	SOURCE STATEMENT
		55	JNZ 5-1
880C	C20500	56	MVI MM1 A,TSTOP : INITIALIZE ALL COUNTS TO ZERO
880F	3E4F	57	OUT BCSP
8811	D320	58	OUT EDFF
8813	D320	59	MVI MM1 A,SETTIME SH# 91 OR STIMH : SET BASIC TIMES
8815	3E5E	60	OUT STIMH
8817	D325	61	OUT BCSP
8819	3E00	62	MVI MM1 A,STIMC AND BCSP
881B	D324	63	OUT BCSP
881D	3E0F	64	MVI A,TSTART : START BASIC TIMES
881F	D320	65	OUT BCSP
8821	310000	66	LXI ST,STACK : INITIALIZE STACK
8824	214F85	67	LXI H,ZERO : DISPLAY ZERO IN DATA FIELD
8827	CD6F82	68	CALL DDF
8829	3E0E	69	MVI A,0EH : UNMASK RESET & INTERRUPT
882C	30	70	SIM
882D	3E90	71	MVI A,EMPTY : SET BUFFER EMPTY FLAG
882F	32FE27	72	STA ISUFF

## 73 : GET PARAMETERS FOR SIMULATION

		74	
8832	CD7684	75	INSTR: CALL RDNSD : GET CHARACTER FROM KEYBOARD
8835	FE12	76	CPI 90 : WAS THIS KEY A?
8837	CD4D80	77	JZ SIMUL : IF 90 = NO COMPUTE
883A	FE11	78	CPI NEXT : WAS THIS NEXT A?
883C	C22280	79	JZ INSTR : NO = GET FOR NEXT INSTRUCTION
883F	CD0102	80	CALL DDATA : GET STARTING DATA FROM KEYBOARD
8842	3ED0	81	MVI A,ALLOW : TURN ON ENTIRE PAGE_A
8844	320019	82	STA CNTPL
8847	CD6684	83	CALL PERTIM : COMPUTE REPETITION TIME FOR TECNO PROCESS
884A	CD1C85	84	CALL UNITS : STANDARDIZE UNITS
884D	210000	85	SIMUL: LXI H,0 : SET TIME=0
8850	224727	86	SHLD TIME
8853	224927	87	SHLD TIME+2
8856	3EDC	88	MVI A,FLUFF : CLEAR ENTIRE DISPLAY
8858	320019	89	STA CNTPL
885B	3E20	90	MVI A,20H : WAIT OUT BLINKING TIME
885D	30	91	DCR A
885E	C25D90	92	JNZ 5-1
8861	21AF95	93	LXI H,SIXTY : DISPLAY '60' IN DATA FIELD
8864	CD6F83	94	CALL DDF
8867	2E19	95	MVI A,10H : MASK-OUT KEYBOARD INTERRUPTS AND BOMPS
8869	30	96	SIM : INTERRUPT AND TIMER INTERRUPTS
886A	AF	97	XRA A : CLEAR TECNO FLAG
886B	321227	98	STA FLAG
886E	CD0000	E	99 COMPUT: CALL COMP1 : START COMPUTATIONS
8871	CD0CF84	100	CALL SETTIM : SET TIMES
8874	F8	101	EI
8875	CD0000	E	102 CALL COMP2 : COMPLETE COMPUTATIONS
8878	3A0127	103	LDA FLG : TEST FLAG
887B	A7	104	ANA A
887C	CD8680	105	JZ SKIP : JUMP
887F	1F	106	RAR : FLG=1 ?
8880	DABA83	107	JC ERRC : TARGET TOO CLOSE
8883	C30083	108	JMP ERRC : TARGET TOO FAR
8886	CD9480	109	SKIP: CALL AMP

## LOC 08J LINE SOURCE STATEMENT

8899 28	118	RIM
889A E588	119	RNI
889C C28980	120	RIC
889F F8	121	SI
8899 76	122	HLT
8891 C26E90	123	RIF
	124	COMPUT
	125	

## SUBROUTINES

118		
119		NAME : AMP - AMPLITUDE OF ECHO10 SIGNAL
120		INPUTS : NONE
121		OUTPUTS : NONE
122		CALLS : FADD, FINST, FLOOR, FNUL
123		DESTROYS : A, B, C, D, E, H, L
124		DESCRIPTION: AMP COMPUTES AND STORES CONSECUTIVE SAMPLES OF AMPLITUDE IN THE SIMULATED ECHO10 SIGNAL
125		

8894 010027	126	AMP1 : LXI	B, E80	REGS B & C POINT TO REGS
8897 117727	128	LXI	D, EAMP1	REGS D & E POINT TO AMP1
889A 3A2127	129	LDA	ENL0P1	GET ENL0P DATA
889D FE02	130	CPI	2	JUMP TO APPROPRIATE EXP1/EXP2
889F C4E400	131	JE	ENL0P2	
88A2 D21F81	132	INC	ENL0P2	
88A5 AF	133	ENL0P1 : XRA	A	GENERATE FIRST SAMPLE, EXP1
88A5 322527	134	STA	EVAMP	
88A8 C00881	135	CALL	EXP1	AMP1+15
88AC C00481	136	CALL	EXP2	AMP1+15 +0.5
88AF 112627	137	LXI	D, EVAMP+1	REGS D & E POINT TO EXP1/EXP2
88B2 C00000	E	CALL	FINSD	FP TO INTEGER CONVERSION AND STORE REGS
88B5 3A2627	139	LDA	EVAMP+1	GENERATE DIFFERENT SAMPLES
88B6 2E07	140	MVI	L, 7	
88B8 C00881	141	CALL	STORE	
88B9 AF	142	XRA	A	LAST SAMPLE AND ZERO THE FP POSITION
88B6 2E0A	143	MVI	L, 0FH	
88C0 C00A81	144	CALL	STORE	
88C2 323627	145	STA	QNAME	GENERATE FIRST SAMPLE, EXP1
88C6 117827	146	LXI	D, AMP00	REGS D & E POINT TO EXP1
88C9 C00881	147	CALL	EXP1	AMP00+15
88CC C00481	148	CALL	EXP2	AMP00+15 +0.5
88CF 113727	149	LXI	D, 008AMP+1	REGS D & E POINT TO EXP1/EXP2
88D2 C00000	E	CALL	FINSD	FP TO INTEGER CONVERSION AND STORE REGS
88D5 3A2727	151	LDA	QNAME+1	GENERATE DIFFERENT SAMPLES
88D6 2E07	152	MVI	L, 7	
88D8 C00A81	153	CALL	STORE	
88D9 AF	154	XRA	A	LAST SAMPLE AND ZERO THE FP POSITION
88D6 2E0A	155	MVI	L, 0FH	
88D8 C00A81	156	CALL	STORE	
88E3 C9	157	RET		
88E4 AF	158	ENL0P2 : XRA	A	FIRST SAMPLE
88E5 322527	159	STA	EVAMP	
88E8 C00881	160	CALL	EXP1	
88EB C00481	161	CALL	EXP2	
88EE 112627	162	LXI	D, EVAMP+1	
88F1 C00000	E	CALL	FINSD	
88F4 3A2627	163	LDA	EVAMP+1	GENERATE DIFFERENT SAMPLES
	164			

LOC	OBJ	LINE	SOURCE STATEMENT
	80F7 2E0F	155	MMI L-15
	80F9 C00A81	156	CALL STOP
	80FC AF	157	XPA A LAST SAMPLE
	80FD 223527	158	STB 00AMP+15
	8100 322527	159	STB 00AMP+15 FIRST SAMPLE
	8103 117827	160	LXI D AMP00
	8106 C00C81	161	CALL EXP1
	8109 C00481	162	CALL EXP2
	810C 117727	163	LXI D 00AMP+15
	810F C00000	164	E CALL FIXED
	8112 3A3727	165	LDA 00AMP+15 GENERATE DIFFERENT SAMPLES
	8115 2E0F	166	MMI L-15
	8117 C00A81	167	CALL STOP
	811A AF	168	XPA A LAST SAMPLE
	811B 324627	169	STB 00AMP+15
	811E C9	170	RET
	811F C00C81	171	ENL0P3: CALL EXP1
	8122 11C165	172	LXI D F0F6 : PTRS D,E POINT TO A POSITION
	8125 C00000	173	E CALL FMUL 00AMP+15 +0 6007
	8128 C00481	174	CALL EXP2 00AMP+15 +0 6007+2 5
	8129 112527	175	LXI D 00AMP+15 GENERATE FIRST FIVE SAMPLES
	812E C00000	176	E CALL FIXED
	8131 3A2527	177	LDA EXP1
	8134 2E04	178	MMI L-4
	8136 C00A81	179	CALL STORE
	8139 117727	180	LXI D AMP00 : GENERATE SAMPLE 5 TO SAMPLE 6
	813C C00C81	181	CALL EXP1
	813F C00481	182	CALL EXP2
	8142 112527	183	LXI D 00AMP+15
	8145 C00000	184	E CALL FIXED
	8148 3A2927	185	LDA EXP1
	814B 2E05	186	MMI L-5
	814D C00A81	187	CALL STORE
	8150 117727	188	LXI D AMP00 : GENERATE SAMPLE 10 TO SAMPLE 11
	8153 C00C81	189	CALL EXP1
	8156 113985	190	LXI D F0F3
	8159 C00000	191	E CALL FMUL 00AMP+15 +0 2000
	815C C00481	192	CALL EXP2 00AMP+15 +0 2000+0 5
	815F 112E27	193	LXI D 00AMP+15
	8162 C00000	194	E CALL FIXED
	8165 3A2E27	195	LDA EXP1
	8168 2E04	196	MMI L-4
	816A C00A81	197	CALL STORE
	816D AF	198	XPA A GENERATE ZEROS
	816E 2E05	199	MMI L-5
	8170 C00A81	200	CALL STORE
	8173 117827	201	LXI D AMP00 : GENERATE FIRST FIVE SAMPLES
	8176 C00C81	202	CALL EXP1
	8179 11C165	203	LXI D F0F6
	817C C00000	204	E CALL FMUL
	817F C00481	205	CALL EXP2
	8182 113627	206	LXI D 00AMP
	8185 C00000	207	E CALL FIXED
	8188 3A3627	208	LDA EXP1
	8191 2E04	209	MMI L-4

LOC	OBJ	LINE	SOURCE STATEMENT
8180	C00A81	220	CALL STORE
8188	117B27	221	LXI D,AMP00 :GENERATE SAMPLE 5 TO SAMPLE 2
8193	C0C881	222	CALL EXP1
8196	C0D481	223	CALL EXP2
8199	113A27	224	LXI D,0AAMP+4
81A0	C00000	E 225	CALL FINSD
819F	3A3A27	226	LDA 0DAMP+4
81A2	2585	227	MVI L,5
81A4	C00A81	228	CALL STORE
81A7	117B27	229	LXI D,AMP00 :GENERATE SAMPLE 10 TO SAMPLE 17
81A8	C0C881	230	CALL EXP1
81A9	118985	231	LXI D,FPP0
81A0	C00000	E 232	CALL FMUL
81A3	C0D481	233	CALL EXP2
81A6	113F27	234	LXI D,0AAMP+4
81A9	C00000	E 235	CALL FINSD
81A0	3A3F27	236	LDA 0DAMP+4
81A2	2584	237	MVI L,4
81C1	C00A81	238	CALL STORE
81C4	A8	239	MOV B :GENERATE ZPPMS
81C5	2585	240	MVI L,5
81C7	C00A81	241	CALL STORE
81C8	C9	242	RET
81C9	C00000	E 243	ENP1 CALL FL040 :NAME=AFC, ADDRESS=1000H, LENGTH=55
81CE	11C585	244	LXI D,F15 :NAME=AFC ADDRESS=15
81D1	C00000	E 245	JMP FMUL
81D4	118D85	246	ENP2: LXI D,FPP0 :E POINT TO 2 STUFF
81D7	C00000	E 247	JMP F000 :ADDITION
81D8	20	248	STOPE DCR L :STORE SAMPLE IN CONSECUTIVE MEMORY LOCATION
81D8	08	249	R2
81D9	13	250	INK B
81D9	12	251	STAY D
81DE	C030A81	252	JMP STOPE
253			
254	NAME		ATEST - ANGLE TEST
255	INPUTS:		A,E - 800 NUMBER REPRESENTING AN ANGLE IN DEGREES
256	OUTPUTS:		CY=1 WHEN ANGLE EXCEEDS 360 DEGREES
257	CALLS:		NOTHING
258	DESTROYS:		PSW
259	DESCRIPTION:		ATEST CHECKS IF 800 NUMBER EXCEEDS 360-DEG RANGE
260			
81E1	3E03	261	ATEST: MVI A,B
81E3	8A	262	CMP B
81E4	C4E881	263	JZ AT1
81E7	C9	264	RET
81E8	3E60	265	AT1: MVI A,60H
81EB	8B	266	CMP E
81EB	C9	267	RET
268			
269	NAME:		BINBCD - CONVERT BCD INTO BINARY
270	INPUTS:		A - BCD NUMBER TO BE CONVERTED
271	OUTPUTS:		A - RESULTING BINARY NUMBER
272	CALLS:		NOTHING
273	DESTROYS:		H,L
274	DESCRIPTION:		BINBCD CONVERTS TWO DIGIT BCD NUMBER IN ACCUMULATOR INTO

POOR COPY  
COPIE DE QUALITEE INFERIEURE

LOC	OBJ	LINE	SOURCE STATEMENT			
		275	A NATURAL BINARY FORMAT			
		276				
81EC	6F	277	BIN800	MOW	L,A	:SAVE 800 DIGIT IN L
81ED	550F	278	ANI	8FH		:SELECT LS DIGIT AND
81EF	07	279	MOW	H,B		:SAVE IT IN H
81F0	7D	280	MOW	B,L		:GET 800 DIGIT BACK
81F1	E6F0	281	ANI	0FFF		:SELECT MS DIGIT AND
81F2	8F	282	PRC			:MULTIPLY IT BY TEN
81F4	9F	283	PRC			
81F5	6F	284	MOW	L,A		
81F6	8F	285	PRC			
81F7	8F	286	PRC			
81F8	85	287	P00	L		
81F9	87	288	PLC			
81FA	84	289	P00	H		:ADD LS DIGIT
81FB	09	290	RET			
		291				
		292	NAME:	DDF - DISPLAY IN DATA FIELD		
		293	INPUTS:	H,L - ADDRESS OF CHARACTERS TO BE DISPLAYED		
		294	OUTPUTS:	NONE		
		295	CALLS:	- OUTPUT		
		296	DESTROYS:	A,B,C,D,E,H,L		
		297	DESCRIPTION:	DDF PREPARES PARAMETERS FOR OUTPUT A DISPLAY OF ONE OR TWO CHARACTERS PRINTED BY H,L IN ADDRESS FIELD		
		298				
81FC	8F	300	DDF	MOW	A	:USE ADDRESS FIELD
81F0	47	301	MOW	B,A		:NO DECIMAL INDICATOR
81F6	024094	302	MOW	OUTPUT		:OUTPUT FOR DISPLAY
		303				
		304	NAME:	DATAIN - INPUT DATA		
		305	INPUTS:	NONE		
		306	OUTPUTS:	NONE		
		307	CALLS:	ATEST, DDF, ETEST, PLT800, PML, SET, RET, WRITE		
		308	DESTROYS:	A,B,C,D,E,H,L		
		309	DESCRIPTION:	DATAIN READS STARTING VALUES OF DIFFERENT VARIABLES FROM THE		
		310		KEYBOARD. EACH VALUE IS TESTED FOR ADMISSIBLE RANGE. IF NOT, IT		
		311		IS STORED IN MEMORY IN FLOATING POINT AND MZB F00 FORMAT		
		312				
8201	010007	313	DATAIN	LXI	B,FPP	:INITIALIZE FPC
8204	C5	314	PUSH	B		
8205	010000	315	LXI	B,B		
8206	000000	316	CALL	FEET		
8208	21A165	317	DATAP1	LXI	H,ONE	:DISPLAY ONE IN DATA FIELD
820E	006F83	318	CALL	DDF		
8211	291727	319	LHLD	VELP0		:GET VELP0
8214	CD7065	320	CALL	UPDATE		:UPDATE VELP0
8217	C23382	321	JNC	PEP1		:INVALID DATA - REPEAT
821A	8F	322	XRA	B		:IF VELP0<0 - REPEAT
821B	8A	323	CMR	D		
821C	023382	324	JNC	REP1		
821F	3E30	325	MVI	A,30H		
8221	88	326	CMR	E		
8222	DA3382	327	JC	REP1		
8225	EB	328	XCHG			:STORE UPDATED VALUE
8226	221727	329	SHLD	VELP0		

POOR COPY  
COPIE DE QUALITEE INFERIEURE

LOC	OBJ	LINE	SOURCE STATEMENT
		330	XCHG
8228	EB	331	LXI H, VELREC:POINTED TO MEMORY
8229	214F27	332	CALL PLTBOD :CONVERT INTO FPF AND STORE
8230	CDF983	333	JMP DATA2
8231	033082	334 PEP1:	LXI H, 0 :SET VELPEP=0
8232	210000	335 SHLD VELPS	
8233	221727	336 JMP DATA1 :TRV AGAIN	
8234	C08682	337 DATA2:	LXI H, TH0 :DISPLAY TWO IN DATA FIELD
8235	21A395	338 CALL D0F	
8236	C06F83	339 UHLD VELTS :GET VEL TSP	
8237	2A1927	340 CALL UPDATE	
8238	C07085	341 JNC PEP2	
8239	C26482	342 XRR 0 :IF VEL TSP>0 :PEP2	
8240	AF	343 CMP 0	
8241	B8	344 JNE PEP2	
8242	C26482	345 MV1 A, 20H	
8243	3E20	346 CMP E	
8244	BB	347 JC PEP2	
8245	DA6492	348 XCHG	
8246	EB	349 SHLD VELTS	
8247	221927	350 XCHG	
8248	EB	351 LXI H, VEL TSP	
8249	215327	352 CALL PLTBOD	
8250	C06F83	353 JMP DATA2	
8251	036D82	354 PEP2:	LXI H, 0 :SET VELPEP=0
8252	216000	355 SHLD VELTS	
8253	221927	356 JMP DATA2	
8254	21A585	357 DATA2:	LXI H, THREE :DISPLAY THREE IN DATA FIELD
8255	C06F83	358 CALL D0F	
8256	2A1927	359 UHLD RANGEB :GET RANGE	
8257	C07085	360 CALL UPDATE :UPDATE RANGE IN HUNDREDS OF METERS	
8258	C28382	361 JNZ PEP2	
8259	FF	362 XRR 0 :IF RANGE<0 OR RANGE>20 :PEP2	
8260	BA	363 CMP 0	
8261	C28382	364 JNE L1	
8262	3E07	365 MV1 A, 7	
8263	BB	366 CMP E	
8264	D28382	367 INC PEP2	
8265	C39982	368 JMP OK	
8266	3E03	369 L1: MV1 A, 2	
8267	BB	370 CMP D	
8268	DA8382	371 JC PEP2	
8269	C29982	372 JNZ OK	
8270	3E20	373 MV1 A, 20H	
8271	BB	374 CMP E	
8272	DA8382	375 JC PEP2	
8273	EB	376 OK: XCHG	
8274	221927	377 SHLD RANGEB	
8275	EB	378 XCHG	
8276	215727	379 LXI H, RANGE	
8277	CDF983	380 CALL PLTBOD :CONVERT INTO FPF	
8278	11C985	381 LXI D, F100 :MULTIPLY BY HUNDRED	
8279	C08000	382 CALL FMUL	
8280	115727	383 LXI D, RANGE	
8281	C08000	384 CALL FSTOR :STOP	

LOC	OBJ	LINE	SOURCE STATEMENT	
		385	JMP	DATA4
	82B0 C3B082	386	PEP3	LXI H, 0 ;SET RANGE=0
	82B3 210000	387	SHLD	RANGE
	82B5 221B27	388	JMP	DATA5
	82B8 C3E882	389	DATA4	LXI H, FOUR ;DISPLAY FOUR IN DATA FIELD
	82B9 21A785	390	CALL	DOF
	82C2 2B1D27	391	LHLD	ANGLEB ;GET ANGLE
	82C5 C07085	392	CALL	UPDATE
	82C6 C20F82	393	JNZ	PEP4
	82C8 C0E181	394	CALL	ATEST
	82C9 D80F82	395	JC	PEP4 ;INVALID DATA - REPEAT
	82D1 EB	396	XCHG	
	82D2 221D27	397	SHLD	ANGLES
	82D5 EB	398	XCHG	
	82D6 215B27	399	LXI	H, ANGLE
	82D9 C0F983	400	CALL	FLTBOD
	82DC C3E882	401	JMP	DATA5
	82DF 210000	402	PEP4	LXI H, 0 ;SET ANGLE=0
	82E2 221D27	403	SHLD	ANGLEB
	82E5 C3B082	404	JMP	DATA5
	82E8 21A885	405	DATA5	LXI H, FIVE ;DISPLAY FIVE IN DATA FIELD
	82EB C06F82	406	CALL	DOF
	82EE 2B1F27	407	LHLD	ALPHAB ;GET ALPHAB
	82F1 C07085	408	CALL	UPDATE
	82F4 C20682	409	JNZ	PEPS
	82F7 C0E181	410	CALL	ATEST
	82FA D80B82	411	JC	PEPS
	82FD EB	412	XCHG	
	82FE 221F27	413	SHLD	ALPHAB
	8301 EB	414	XCHG	
	8302 215F27	415	LXI	H, ALPHA
	8305 C0F983	416	CALL	FLTBOD
	8308 C31483	417	JMP	DATA5
	830B 210000	418	PEPS	LXI H, 0 ;SET ALPHA=0
	830E 221F27	419	SHLD	ALPHAB
	8311 C3E882	420	JMP	DATA5
	8314 21A885	421	DATA5	LXI H, SIX ;DISPLAY SIX IN DATA FIELD
	8317 C06F82	422	CALL	DOF
	831A 2B2127	423	LHLD	ENLOP ;GET ENLOP
	831D C07085	424	CALL	UPDATE
	8320 C23983	425	JNZ	PEP6
	8323 AF	426	XPA	A ;SET ACCUMULATOR TO ZERO
	8324 BA	427	CMP	D ;HIGH ORDER BYTE CONTAINS ZERO
	8325 C23983	428	JNZ	PEP6 ;NO - EPP0P
	8326 BB	429	CMP	E ;LOW ORDER BYTE CONTAINS ZERO
	8329 DA3923	430	JZ	PEP6 ;YES - EPP0P
	832C 3E03	431	MVI	A, 3
	832E BB	432	CMP	E ;LOW ORDER BYTE GREATER THAN THREE
	832F DA3983	433	JC	PEP6 ;YES - EPP0P
	8332 EB	434	XCHG	OK - STOP
	8333 222127	435	SHLD	ENLOP
	8336 C34283	436	JMP	DATA7
	8339 210000	437	REP6	LXI H, 0 ;SET ENLOP=0
	833C 222127	438	SHLD	ENLOP
	833F C31483	439	JMP	DATA5

LOC	OBJ	LINE	SOURCE STATEMENT
		440	DATAT7 LXI H, SEVEN :DISPLAY SEVEN IN DATA FIELD
		441	CALL DDF
		442	LHLD VSNOB :GET SOUND
		443	CALL UPDATE
		444	INC PEPT
		445	MVI A, 99H :TEST FOR DECIMAL NUMBER
		446	CMP B
		447	JC PEPT
		448	CMP E
		449	JC PEPT
		450	NOH
		451	SHLD VSNOB
		452	NOH
		453	EXT H, VSNOB
		454	IMP FLTB00 :CONVERT INTO FPC
		455	PEPT LXI H, 0 :SET VSOUND=0
		456	SHLD VSNOB
		457	IMP DATAT7
		458	
		459	:NAME: DDF - DISPLAY IN DATA FIELD
		460	:INPUTS: H,L - ADDRESS OF CHARACTERS TO BE DISPLAYED
		461	:OUTPUTS: NONE
		462	:CALLS: NOTHING
		463	:DESTROYS: A,B,C,D,E,H,L
		464	:DESCRIPTION: DDF PREPARES PARAMETERS FOR OUTPUT SUBROUTINE TO DISPLA.
		465	:CHARACTERS POINTED BY H,L IN DATA FIELD
		466	
		467	DDF XRA A-
		468	MVI B,A :NO DECIMAL INDICATION
		469	IMP C,B :USE DATA FIELD
		470	IMP D,B :OUTPUT :OUTPUT FOR DISPLAY
		471	
		472	:NAME: ECHO + RETURN SIGNAL
		473	:INPUTS: NONE
		474	:OUTPUTS: NONE
		475	:CALLS: NOTHING
		476	:DESTROYS: A,B,C,D,E,H,L
		477	:DESCRIPTION: ECHO OUTPUTS EVSEC, COSEC, NFREQ, NELDEL, MDEL, ENDC AND
		478	:DDAMP TO THE OUTPUT PORT
		479	
		480	ECHO: LD A EVSEC :LOAD EVEN SECTOR ADDRESS TO OUTPUT PORT
		481	OUT EVSP
		482	LD A 00SEC :LOAD ODD SECTOR ADDRESS TO OUTPUT PORT
		483	OUT 00SF
		484	LD A NFREQ :LOAD FREQUENCY TO OUTPUT PORT
		485	OUT FRPF
		486	LXI H,NOLDEL :LOAD LEFT ODD DELAY AND LEFT EVEN DELAY
		487	LD A NELDEL :/TO OUTPUT PORT
		488	PLC
		489	PLC
		490	PLC
		491	PLC
		492	ADD M
		493	OUT DELP
		494	MVI D,17 :LOAD ODD AND EVEN AMPLITUDES TO OUTPUT

POOR COPY  
COPIE DE QUALITEE INFERIEURE

## LOC OBJ LINE SOURCE STATEMENT

8293 213627 495 LXI H,0000 //PORT FOR ENERGY SWING  
 8295 412527 496 LXI B,BWAMP  
 8299 09 497 SAMPLE: LDAY B  
 829A 07 498 PLC  
 829B 07 499 PLC  
 829C 07 500 PLC  
 829D 07 501 PLC  
 829E 06 502 ADD M  
 829F 0322 503 OUT ANPP  
 8301 15 504 DEC D  
 8302 08 505 ST  
 8303 1505 506 MWI B,5  
 8305 2ED9 507 DLW MWI A,0014  
 8307 3D 508 DEC B  
 8308 C28782 509 JNZ \$-1  
 830B 1D 510 DEC B  
 830C C28593 511 JNZ DLW  
 830F 23 512 INX B  
 8300 03 513 INX B  
 6301 C39990 514 JMP SAMPLE  
 515

516 :NAME: EPP1 & EPP2 & EPP3 - EPP1PS  
 517 :INPUTS: NONE  
 518 :OUTPUTS: NONE  
 519 :CALLS: DAF, DAF  
 520 :DESTROYS: A, B, C, D, E, H, L  
 521 :DESCRIPTION: THIS TWO ENTRY SUBROUTINE DISPLAYS ERROR MESSAGE AND ASK TO  
 COMPUTER TO WAIT FOR RESET SIGNAL  
 522  
 523

8304 21A185 524 EPP1: LXI H,00E //DISPLAY ONE IN DATA FIELD  
 8307 C3C383 525 JMP \$+12  
 830A 21A385 526 EPP2: LXI H,00F //DISPLAY TWO IN DATA FIELD  
 830D C30382 527 JMP \$46  
 8308 21A585 528 EPP3: LXI H,000 //DISPLAY THREE IN DATA FIELD  
 8303 C06F82 529 CALL DAF  
 8306 21B585 530 LXI H,EPP0 //DISPLAY EPP IN ADDRESS FIELD  
 8309 C0FC01 531 CALL DAF  
 8300 F3 532 ST  
 830D 76 533 HLT  
 534

535 :NAME: EXPAND - EXPAND BCD NUMBER FOR DISPLAY  
 536 :INPUT: D,E - 4 DIGIT BCD NUMBER  
 537 :OUTPUT: H,L - ADDRESS OF OUTPUT BUFFER  
 538 :CALLS: NOTHING  
 539 :DESTROYS: A,H,L

POOR COPY  
 COPIE DE QUALITEE INFERIEURE

540 :DESCRIPTION: EXPAND EXPANDS 4-DIGIT BCD NUMBER INTO 3 BYTES. EACH  
 BCD DIGIT IS PLACED IN THE LOW ORDER NIBBLE OF A BYTE  
 WHOSE HIGH ORDER NIBBLE IS SET TO 0000 WHEN DIGIT IS  
 A LEADING ZERO. IT IS REPLACED WITH BLANK. THE RESULTING  
 BYTE IS STORED IN THE OUTPUT BUFFER  
 545

830E 05 546 EXPAND: PUSH B  
 830F 060A 547 MWI B,10 //INITIALIZE B WITH BLANK FOR LEADING ZEROS  
 8301 21F927 548 LXI H,00FF //POINTERS TO OUTPUT BUFFER  
 8304 48 549 MOV C,D //CONVERT 02 & 02 INTO SINGLE CHARACTERS

LOC	OBJ	LINE	SOURCE STATEMENT
		550	CALL CNVBT
		551	INX H ; UPDATE POINTER
		552	Mov C,E ; CONNECT D1 & D2 INTO SINGLE CHARACTER
		553	CALL CNVBT
		554	LXI H,00FF ; RETURN ADDRESS OF OUTPUT BUFFER, D1 = 0
		555	POP B
		556	RET
		557	CNVBT MOV B,C ; CONNECT 4 HIGH ORDER BITS
		558	PBC
		559	PBC
		560	PBC
		561	PBC
		562	CALL CNVBT
		563	INX H ; UPDATE POINTER
		564	Mov B,C ; CONNECT 4 LOW ORDER BITS
		565	CNVBT PBI 0FH ; MASK OUT 4 HIGH ORDER BITS
		566	JNZ CNVBT ; SKIP IF CHARACTER NOT EQUAL ZERO
		567	Mov B,B ; SET APPROPRIATE REPRESENTATION OF ZERO
		568	JMP \$45 ; SKIP IF CHARACTER WAS ZERO
		569	CNVBT MVI B,B ; SET B=0 FOR NOT LEADING ZERO
		570	Mov M,B ; SEND CHARACTER TO OUTPUT BUFFER
		571	RET
		572	
		572	:NAME: FLTBCD
		573	:INPUTS: D,E - FOUR DIGIT BCD
		574	4,L - ADDRESS OF RESULT
		575	:OUTPUTS: NONE
		576	:CALLS: FLTDS, FSTOR
		577	:DESTROYS: A,B,C,D,E,H,L
		578	:DESCRIPTION: FLTBCD CONVERT BCD DIGIT INTO FLOATING POINT FORMAT, EBCD
		579	
		580	
		581	FLTBCD PUSH H ; SAVE ADDRESS OF RESULT ON STACK
		582	Mov A,E ; GET TWO LOWER DIGITS
		583	CALL BINBCD ; CONVERT INTO BINARY
		584	Mov C,A ; SAVE IN C
		585	Mov A,D ; GET TWO HIGHER DIGITS
		586	CALL BINBCD ; CONVERT INTO BINARY AND
		587	CALL MULH ; MULTIPLY BY HUNDRED
		588	Mov A,C ; ADD LOWER BYTE
		589	ADD L
		590	Mov L,R
		591	Mov B,B
		592	ACI B
		593	Mov H,A
		594	SHLD TEMP ; STORE IN TEMP
		595	LXI H,0 ; CLEAR TWO HIGHER BYTES OF A STANDARD INTEGER FORMAT
		596	SHLD TEMP+2
		597	LXI B,FPR ; POINTER TO FPR
		598	LXI D,TEMP ; CONVERT INTO FPR
		599	CALL FLTDS
		600	POP D ; RETRIEVE ADDRESS OF RESULT
		601	JMP FSTOR
		602	
		603	:NAME: INIT - INPUT INTERRUPT ROUTINE
		604	:INPUTS: NONE

## LOC OBJ LINE SOURCE STATEMENT

605 :OUTPUTS: NONE  
 606 :CALLS: NOTHING  
 607 :DESTROYS: NOTHING  
 608 :DESCRIPTION: INIT IS ENTERED WHEN ROKED ROUTINE IS WAITING FOR A  
 609 : CHARACTER AND THE USER HAS PRESSED A KEY ON THE TELETYPE.  
 610 : THE INPUT CHARACTER IS STORED IN THE INPUT BUFFER.  
 611  
 8423 F5 612 INIT: PUSH H  
 8424 F5 613 PUSH PBN  
 9425 210019 614 LVI H, CNTBL ADDRESS FOR CONTROL CHARACTER OUTPUT  
 9429 3640 615 MVI M, READ OUTPUT CONTROL CHARACTER FROM INPUT BUFFER  
 9429 25 616 DCR H, ADDRESS FOR CHARACTER INPUT  
 8428 7E 617 MOV R, M READ A CHARACTER  
 9420 E53F 618 ANI ZFH ZERO TWO HIGH ORDER BITS  
 842E 32FE27 619 STA IBUFF STORE CHARACTER IN INPUT BUFFER  
 8431 F1 620 POP PSW  
 8432 E1 621 POP H  
 8433 C9 622 RET  
 623  
 624 :NAME: INSDG - INSERT DIGIT  
 625 :INPUTS: R - BCD DIGIT TO BE INSERTED  
 626 : D.E - BCD NUMBER  
 627 :OUTPUTS: D.E - BCD NUMBER WITH DIGIT INSERTED  
 628 :CALLS: NOTHING  
 629 :DESTROYS: R  
 630 :DESCRIPTION: INSDG SHIFTS THE CONTENTS OF D.E LEFT 4 BITS AND INSERTS  
 631 : THE BCD DIGIT IN R IN THE EMPTIED POSITION  
 632  
 8434 E8 632 INSDG XCHG H,L EXCHANGE D,E WITH H,L  
 8435 29 634 DAD H SHIFT H,L LEFT 4 BITS  
 8436 29 635 DAD H  
 9437 29 636 DAD H  
 9436 29 637 DAD H  
 8439 85 638 ORR L  
 9438 6F 639 MOV L,A  
 8439 E8 640 XCHG EXCHANGE BACK  
 8430 C9 641 RET  
 642  
 643 :NAME: MH - MULTIPLY BY HUNDRED  
 644 :INPUTS: A - NUMBER TO BE MULTIPLIED  
 645 :OUTPUTS: H,L - MULTIPLIED NUMBER  
 646 :CALLS: NOTHING  
 647 :DESTROYS: D,E,H,L  
 648 :DESCRIPTION: MH MOVES A BINARY NUMBER IN ACCUMULATOR INTO H,L AND  
 649 : MULTIPLIES IT BY HUNDRED  
 650  
 8430 6F 651 MH: MOV L,A MOVE BINARY NUMBER FROM TO H,L  
 843E 2600 652 MVI H,0  
 8440 29 653 DAD H  
 8441 29 654 DAD H  
 8442 54 655 MOV D,H LEAVE (BN\*4) IN D,E  
 8443 50 656 MOV E,L  
 8444 29 657 DAD H  
 8445 29 658 DAD H  
 8446 29 659 DAD H BN\*32

POOR COPY  
COPIE DE QUALITEE INFERIEURE

LOC	OBJ	LINE	SOURCE STATEMENT
		660	XCHG D, B
		661	ADD D, 0
		662	XCHG D, B
		663	ADD H, B
		664	ADD D, B
		665	RET
		666	
		667	NAME: OUTPUT - OUTPUT CHARACTERS TO DISPLAY
		668	INPUTS: A - DISPLAY FLAG - 0=USE ADDRESS FIELD
		669	1=USE DATA FIELD
		670	H,L - ADDRESS OF CHARACTERS TO BE OUTPUT
		671	OUTPUTS: NONE
		672	CALLS: NOTHING
		673	DESTROYS: A,C,D,E,H,L
		674	DESCRIPTION: OUTPUT SENDS CHARACTERS TO THE DISPLAY EITHER 1 CHARACTER
		675	AT A TIME OR 4 CHARACTERS ARE SENT TO THE
		676	ADDRESS FIELD, DEPENDING ON THE DISPLAY FLAG.
		677	
		678	OUTPUT: PROJ USE DATA FIELD
	844E 045684	679	JC 0TP1 YES - GO SET UP TO USE DATA FIELD
	8451 0E24	680	MVI C,4 AND - COUNT FOR ADDRESS FIELD
	8452 3E90	681	MVI A,ADISP CONTROL CHARACTER FOR OUTPUT TO ADDRESS FIELD
	8455 038C94	682	JMP \$47 RET
	8455 0E22	683	0TP1 MVI C,2 COUNT FOR DATA FIELD
	8458 3E94	684	MVI A,ADISP CONTROL CHARACTER FOR OUTPUT TO DATA FIELD
	845C 220019	685	STA CNTPL
	845F 7E	686	0TP2 MOV B,M GET OUTPUT CHARACTER
	8460 EB	687	XCHG B,M SAVE CHARACTER ADDRESS IN C,F
	8461 24265	688	LXI H,CHARTB TRANSLATING TABLE BASE ADDRESS
	8464 85	689	ADD L,B USE OUTPUT CHARACTER AS A POINTER TO CHARTB
	8465 6F	690	MOV L,A
	8466 7C	691	MOV B,H
	8467 CE00	692	ACI B
	8469 67	693	MOV H,B
	846A 7E	694	MOV B,M GET DISPLAY FORMAT CHARACTER FROM TABLE
	846B 2F	695	CMA COMPLEMENT IT AND SEND TO THE DISPLAY
	846C 220019	696	STA DISPLAY
	846F 00	697	DCR C ANY MORE OUTPUT CHARACTERS
	8470 08	698	RZ AND - RETURN
	8471 EB	699	XCHG C,.. RETRIEVE CHARACTER ADDRESS IN H,L
	8472 23	700	INX H NEXT OUTPUT CHARACTER
	8472 025F04	701	JMP 0TP2 GO PROCESS ANOTHER CHARACTER
		702	
		703	PROBD - READ KEYBOARD
		704	INPUTS: NONE
		705	OUTPUTS: A - CHARACTER READ FROM KEYBOARD
		706	CALLS: NOTHING
		707	DESTROYS: A,H,L
		708	DESCRIPTION: PROBD DETERMINES WHETHER OR NOT THERE IS A CHARACTER IN
		709	THE INPUT BUFFER. IF NOT, PROBD ENABLES INTERRUPT AND
		710	LOOPS UNTIL THE INPUT INTERRUPT ROUTINE STORES A CHARACTER
		711	IN THE BUFFER. WHEN THE BUFFER CONTAINS A CHARACTER, PROBD
		712	FLAGS THE BUFFER AS EMPTY AND RETIRES THE CHARACTER IN
		713	ACUMULATOR.
		714	

LOC	OBJ	LINE	SOURCE STATEMENT
		715	POKED: LXI H, IBUFF :POINTER TO INPUT BUFFER
8476	21FE27	716	MOW A, M :GET BUFFER CONTENTS
8479	7E	717	ANB A :IS A CHARACTER AVAILABLE?
847A	A7	718	JP PYIT :YES - EXIT FROM LOOP
847B	F28284	719	SI :NO - READY FOR CHARACTER FROM KEYBOARD
847E	F8	720	JMP POKED
847F	C37684	721	PYIT MVF M-EMPTY :SET BUFFER EMPTY FLAG
8482	3600	722	DI :RETURNS WITH INTERRUPT DISABLED
8484	F3	723	RET
8485	C9	724	
		725	:NAME REPTIM - REPETITION TIME
		726	:INPUTS: NONE
		727	:OUTPUTS: NONE
		728	:CALLS: FDIV, FLTDOS, ECTOR
		729	:DESTROYS: A, B, C, D, E, H, L
		730	:DESCRIPTION: REPTIM COMPUTES A REPETITION TIME FOR PULSES PRESENTED TO THE SID AT THE CPU.
		731	
		732	
8486	21FFFF	733	REPTIM: LXI H, 0FFFH, SET TSYNC = B, C, FF, FF, FF, FF, FF
8489	224B27	734	SHLD TSYNC
848C	23	735	INX H
848D	224B27	736	SHLD TSYNC+2
8490	20	737	RIM :CHECK WHETHER PULSE IS PRESENT OR NOT
8491	07	738	PLC
8492	D29984	739	JNC \$-2 :WAIT UNTIL PULSE ARRIVES
8495	C08684	740	CALL MILSEC :COUNT MILLISECOND STARTING FROM ZERO
8498	D89584	741	JC \$-2 :CONTINUE UNTIL PULSE ARRIVES
849B	C02694	742	CALL MILSEC :CONTINUE UNTIL NEXT PULSE ARRIVES
849E	D29984	743	JNC \$-3
84A1	010027	744	LXI B, FPP :CONVERT TSYNC INTO SEC
84A4	114B27	745	LXI D, TSYNC
84A7	C00000	746	CALL FLTDOS
84AA	11D185	747	LXI D, F1000 :EXPRESS TSYNC IN SECONDS
84AD	C00000	748	CALL FDIV
84B0	114B27	749	LXI D, TSYNC :STORE IN MEMORY
84B3	C00000	750	JMP ECTOR
84B6	204B27	751	MILSEC: LHLD TSYNC :COUNT TIME
84B9	23	752	INX H
84B9	224B27	753	SHLD TSYNC
84BD	C00684	754	CALL WAIT :WAIT OUT ONE MILLISECOND
84C0	20	755	RIM :SAMPLE SID
84C1	07	756	PLC
84C2	00	757	NOP :FOR TIME BALANCE
84C3	00	758	NOP
84C4	00	759	NOP
84C5	C9	760	RET
84C6	3E40	761	WAIT: MVF A, 40H :LOOP FOR ONE MILLISECOND
84C8	E3	762	XTHL
84C9	E3	763	XTHL
84CA	3D	764	DCR A
84CB	C2C884	765	JNZ WAIT+2
84CE	C9	766	RET
		767	
		768	:NAME: SETTIM - SET TIMER
		769	:INPUTS: NONE

POOR COPY  
COPIE DE QUALITEE INFERIEURE

LOC	OBJ	LINE	SOURCE STATEMENT
		770	:OUTPUTS: NONE
		771	:CALLS: FIXSD, FLOAD, FMUL, FSUB
		772	:DESTROYS: A, B, C, D, E
		773	:DESCRIPTION: SETTIM COMPUTES AND OUTPUTS TIMER COUNT FOR TRANGE
		774	
		840F 010027	775 SETTIM: LXI B,FPR :pointer to FPR
		8402 119527	776 LXI D,TE :compute TRANGE in seconds
	E	8405 CD00000	777 CALL FLOAD
		8408 114727	778 LXI D,TIME
		8409 CD00000	779 CALL FSUB
		840E 110055	780 LXI D,F400 :multiply by 400 to count with 400 Hz clock
	E	84E1 CD00000	781 CALL FMUL
		84E4 111327	782 LXI D,TEMP :convert into integer
	E	84E7 CD00000	783 CALL FIXSD
		84EA 3A1427	784 LDA TEMP41 :set high order byte of timer count
		84ED E63F	785 ANI 3FH :single square wave mode
		84EF D32D	786 OUT ETIMH :set high order byte of timer count
		84F1 3A1327	787 LDB TEMP :get low order byte of TRANGE
		84F4 D32C	788 OUT ETIML :set low order byte of timer count
		84F6 C9	789 RET
		790	
		791	:NAME: SYNINT - TSYNC INTERRUPT ROUTINE
		792	:INPUTS: NONE
		793	:OUTPUTS: NONE
		794	:CALLS: NOTHING
		795	:DESTROYS: NOTHING
		796	:DESCRIPTION: SYNINT STARTS THE TIMER AND TAKES CARE ABOUT THE ORDER OF THE INTERRUPT SEQUENCE
		797	
		798	
		84F7 F5	799 SYNINT: PUSH PSW
		84F8 2E0F	800 MWI A,TSTRT :start timer
		84FA D329	801 OUT EC0R
		84FC 3A1227	802 LDA FLAG
		84FF 17	803 RAL :TSYNC FLAG CLEARED
		8500 DA8483	804 JC ERR1 :NO. ERR001 = REPETITION TIME OF TSYNC FOR SYNC
		8503 27	805 STC :SET TSYNC FLAG
		8504 1F	806 RAR
		8505 321227	807 STA FLAG
		8506 F1	808 POP PSW
		8509 C9	809 RET
		810	
		811	:NAME: TIMINT - TIMER INTERRUPT ROUTINE
		812	:INPUTS: NONE
		813	:OUTPUTS: NONE
		814	:CALLS: ECHO
		815	:DESTROYS: A, B, C, D, E, H, L
		816	:DESCRIPTION: TIMINT GENERATES START PULSE FOR THE CLOCK CIRCUITRY AND SIMULATES RETURN SIGNAL
		817	
		818	
		850A 3E4F	819 TIMINT: MWI A,TSTOP :stop timer
		850C D329	820 OUT EC0R
		850E 3E09	821 MWI A,HOUT :set start pulse
		8510 30	822 SIM
		8511 CD7583	823 CALL ECHO :simulate return signal
		8514 3E40	824 MWI A,LOUT :reset start pulse

LOC	OBJ	LINE	SOURCE STATEMENT
8516	38	825	SDM
8517	AF	826	XPR A ;RESET SYNC FLAG
8518	D21227	827	STA FLAG
8519	C9	828	RET
		829	
		830	:NAME: UNITS - EXPRESS DATA IN APPROPRIATE UNITS
		831	:INPUTS: NONE
		832	:OUTPUTS: NONE
		833	:CALLS: FLOAD, FMUL, F0RGO, FSTOR, RECPL
		834	:DESTROYS: A, B, C, D, E, H, L
		835	:DESCRIPTION: UNITS CONVERTS DIFFERENT DATA INTO APPROPRIATE UNITS IN RECTANGULAR COORDINATES
		836	
		837	
851C	B10027	838	UNITS LXI B, FPR
851F	110585	839	LXI D, C1 ;CONVERT VELTAR FROM 'NOTES' INTO 'RAD/SEC'
8522	C00000	E 840	CALL FLOAD
8525	115327	841	LXI D, VELTAR
8528	C00000	E 842	CALL FMUL
8528	C00000	E 843	CALL FSTOR
852E	110585	844	LXI D, C1 ;CONVERT VEL/SEC FROM 'NOTES' INTO 'RAD/SEC'
8531	C00000	E 845	CALL FLOAD
8534	114F27	846	LXI D, VEL/SEC
8537	C00000	E 847	CALL FMUL
853A	C00000	E 848	CALL FSTOR
853D	110985	849	LXI D, COEF ;CONVERT ANGLE INTO RADIANS
8540	C00000	E 850	CALL FLOAD
8542	115827	851	LXI D, ANGLE
8546	C00000	E 852	CALL FMUL
8549	C00000	E 853	CALL FSTOR
854C	110985	854	LXI D, COEF ;CONVERT ALPHA INTO RADIANS
854F	C00000	E 855	CALL FLOAD
8552	115F27	856	LXI D, ALPHA
8555	C00000	E 857	CALL FMUL
8558	C00000	E 858	CALL FSTOR
855B	115985	859	LXI D, F0P3 ;CONVEPT VSOUND INTO RAD/SEC
855E	C00000	E 860	CALL FLOAD
8561	115327	861	LXI D, VSOUND
8564	C00000	E 862	CALL FMUL
8567	C00000	E 863	CALL FSTOR
856A	C00000	E 864	CALL F0RGO ;SYSTEM CALL PROCESSING ANY FORTNIN SUBROUTINE
856D	C30000	E 865	JMP RECPL
		866	
		867	:NAME: UPDATE - UPDATE STARTING VALUE
		868	:INPUTS: H, L - BCD NUMBER TO BE UPDATED
		869	:OUTPUTS: D, E - UPDATED NUMBER
		870	:CALLS: DAF, EXPAND, INSEG, P0KBD
		871	:DESTROYS: A, D, E, H, L
		872	:DESCRIPTION: UPDATE DISPLAYS A FORMER STARTING VALUE IN PROCESS FIELD
		873	AND UPDATES IT ACCORDING TO WHAT'S TYPED IN FROM THE KEYBOARD
		874	ACCEPTED ARE FOUR LAST DECIMAL NUMBERS BEFORE THE KEY IS
		875	PRESSED. LEADING ZEROS ARE BLANKED OUT
		876	
8570	E8	877	UPDATE: XCHG ;MOVE BCD NUMBER TO D, E
8571	C00E23	878	CALL EXPAND ;EXPAND THIS FOR DISPLAY
8574	D5	879	PUSH D

LOC	OBJ	LINE	SOURCE STATEMENT
8575	CDF031	890	CALL DAF
8578	D1	891	POP B
8579	CDF684	892	GCHAR: CALL POKED //READ KEYBOARD
857C	FEEA	893	CPI 0AH //IS CHARACTER A DECIMAL DIGIT?
857E	D28F85	894	INC NDEC //NO - GO CHECK FOR TERMINATOR
8581	CDF464	895	CALL INSDG //INSERT NEW DIGIT
8584	CDF553	896	CALL EXPND //EXPAND BCD NUMBERS FOR DISPLAY
8587	D5	897	PUSH B //SAVE NUMBER
8588	CDFF031	898	CALL DAF //DISPLAY IN ADDRESS FIELD
858B	D1	899	POP B //RESTORE NUMBER
858C	C37955	900	JMP GCHAR //GO GET NEXT CHARACTER
858F	FE0D	901	NODEC: CPI ENED //WAS LAST CHARACTER A DECIMAL?
8591	D9	902	RET //IF SO, RETURN WITH B
		903	
		904	TABLE FOR TRANSLATING CHARACTERS TO DISPLAY
		905	
8592	F3	906	CHARTB: DB 0FH //0
8593	60	907	DB 0AH //1
8594	B5	908	DB 02H //2
8595	F4	909	DB 05H //3
8596	66	900	DB 06H //4
8597	D6	901	DB 0DH //5
8598	B7	902	DB 07H //6
8599	70	903	DB 70H //7
859A	F7	904	DB 0FH //8
859B	76	905	DB 76H //9
859C	00	906	DB 00H //BLANK
859D	97	907	DB 97H //E
859E	25	908	DB 05H //R (LOWER CASE)
		909	
		910	MESSAGES TO DISPLAY
		911	
859F	00	912	ZERO: DB 10,0
85A0	00	913	ONE: DB 10,1
85A1	00	914	TWO: DB 10,2
85A2	01	915	THREE: DB 10,3
85A3	02	916	FOUR: DB 10,4
85A4	02	917	FIVE: DB 10,5
85A5	04	918	SIX: DB 10,6
85A6	02	919	SEVEN: DB 10,7
85A7	04	920	SIXTY: DB 6,0
85A8	04	921	BLANKS: DB 10,10,10,10
85A9	00		
85AA	05		
85AB	00		
85AC	06		
85AD	00		
85AE	07		
85AF	05		
85B0	00		
85B1	00		
85B2	00		
85B3	00		
85B4	00		
85B5	00	922	ERROR: DB 11,12,12,10

POOR COPY  
COPIE DE QUALITEE INFERIEURE

LOC	OBJ	LINE	SOURCE STATEMENT
8586	0C		
8587	0C		
8588	0A		
		923	
		924	FLOATING POINT CONSTANTS
		925	
8589	0A	926	F0F0H, 000H, 000H, 0EH
858A	0A		
858B	0A		
858C	2E		
858D	00	927	F0F5H, 08H, 0, 0, 3FH
858E	00		
858F	00		
8590	3F		
8591	0A	928	F0F6H, 000H, 000H, 2AH, 3FH
8592	0A		
8593	2A		
8594	3F		
8595	00	929	F15H, 08H, 0, 0, 70H, 41H
8596	00		
8597	70		
8598	41		
8599	00	930	F19H, 08H, 000H, 42H
859A	00		
859B	C8		
859C	42		
859D	00	931	F40H, 08H, 0, 0, 000H, 43H
859E	00		
859F	C8		
8600	43		
8601	00	932	F100H, 08H, 0, 0, 70H, 44H
8602	00		
8603	70		
8604	44		
8605	F8	933	01H, 08H, 0FCH, 000H, 14H, 2FH
8606	D8		
8607	14		
8608	3F		
8609	35	934	00EFH, 08H, 0FAH, 0EH, 20H
860A	FA		
860B	2E		
860C	3C		
860D	DB	935	PI, 08H, 000H, 0FH, 48H, 40H
860E	0F		
860F	49		
860G	40		
860H	09		
860I	09	936	PI05, 08H, 000H, 0FH, 0CAH, 2FH
860J	0F		
860K	C9		
860L	3F		
860M	E4	937	PI15, 08H, 0E4H, 0CBH, 96H, 40H
860N	CB		
860P	96		
860Q	40		
860R	D8	938	PI20, 08H, 0DBH, 0FH, 0CAH, 40H

LOC	OBJ	LINE	SOURCE STATEMENT
			85EA 0F
			85EB C9
			85EC 48
		929	FRE01: DS 65H, 66H, 85H, 48H
		85EE 66	
		85EF 56	
		85F0 48	

LOC	OBJ	LINE	SOURCE STATEMENT
		940	
		941	DATA
		942	
		943	ASEG
2700		944	086 2700H
2700		945	FPR: DS 18 :FLOATING POINT RECORD
2712		946	FLG: DS 1 :TSYNC FLAGS
2713		947	TEMP: DS 4 :TEMPORARY STORAGE
2717		948	VELPS: DS 2 :VELPES IN BCD FORMAT
2719		949	VELTB: DS 2
271B		950	RANGE: DS 2
271D		951	ANGLE: DS 2
271F		952	ALPHA: DS 2
2721		953	ENLDP: DS 2
2723		954	VSND: DS 2
2725		955	EVAMP: DS 2
2726		956	COAMP: DS 2
2747		957	TIME: DS 4
2748		958	TEVNO: DS 4 :REPETITION TIME OF TEVNO PULSES
274F		959	VELPSD: DS 4 :VELPES IN FLOATING POINT FORMAT
2753		960	VELTAP: DS 4
2757		961	RANGE: DS 4
2758		962	ANGLE: DS 4
275F		963	ALPHA: DS 4
2763		964	VSOUND: DS 4
2767		965	XVELTA: DS 4 :X-PART OF VELTAP
2768		966	YVELTA: DS 4 :Y-PART OF VELTAP
276F		967	XINTAP: DS 4 :X COORDINATE OF TARGET
2772		968	YINTAP: DS 4 :Y COORDINATE OF TARGET
2777		969	AMPEV: DS 4
2778		970	AMP00: DS 4
277F		971	EVSEC: DS 1
2780		972	00SEC: DS 1
2781		973	NELDEL: DS 1
2782		974	NOLDEL: DS 1
2783		975	NPREA: DS 2
2785		976	TR: DS 4
2789		977	TB: DS 4
278D		978	TC: DS 4
2791		979	TD: DS 4
2795		980	TE: DS 4
2799		981	XSTAR2: DS 4
279D		982	YSTAR2: DS 4
27A1		983	FLG: DS 1
27A2		984	XPEC1: DS 4
27F9		985	ORG 27F9H
27F9		986	OBUFF: DS 5
27FE		987	IBUFF: DS 1

LOC	OBJ	LINE	SOURCE STATEMENT
		988	
		989	END

## PUBLIC SYMBOLS

## EXTERNAL SYMBOLS

COMP1	E 0000	COMP2	E 0000	FADD	E 0000	FDIV	E 0000	FSUB	E 0000	FLD	E 0000	FLTD	E 0000
FRUL	E 0000	FDIVD	E 0000	FSET	E 0000	FSIN	E 0000	FSINH	E 0000	FSQRT	E 0000	FSQRTD	E 0000

## USER SYMBOLS

ADISP	A 0098	ALLOFF	A 0000	ALLON	A 0000	BL24A	A 2758	BL24B	A 2757	BLK	/ A 0000	C4E	A 1777
AMPOD	A 2776	ANPP	A 0022	ANGLE	A 2758	ANGLEB	A 2710	BT1	A 0100	BTETT	A 0101	C53	A 0010
BINCO	A 0150	BLANKS	A 0551	BTIMI	A 1500	BTIMI	A 0005	BTIMI	A 0004	BTIMI	A 0003	C54	A 0005
CHARTB	A 0592	CNTRL	A 1900	CNTR	A 0200	CNTR	A 0005	CNTR	A 0002	CNTS	A 0500	C55	A 0000
COMP2	E 0000	COMPUT	A 0233	DFF	A 0150	DAT1	A 0000	DAT2	A 0000	DAT3	A 0000	C56	A 0000
DATAS	A 02E5	DATAS	A 0214	DATAT	A 0242	DATBIN	A 0001	DATF	A 0005	DATLSP	A 0004	C57	A 0011
DLV	A 0385	DISPLAY	A 1800+	EDHO	A 0275	EDSP	A 0000	EDTY	A 0000	EDU	A 0000	EDU	A 0000
ENL0P2	A 0054	ENL0P3	A 011F	EP01	A 0204	EP01	A 0004	EP02	A 0000	EP010	A 0005	EP14	A 0001
ETIML	A 0020	EXAMP	A 2725	EXSEC	A 2778	EWEP	A 0003	EWEP	A 0010	EWEP	A 0003	E91	A 0004
EXPAND	A 021E	F001	A 0000	F005	A 0000	F006	A 0001	F100	A 0000	F100	A 0001	F15	A 0000
F400	A 05C0	FADD	E 0000	FDIV	E 0000	FING	A 0000	FDIV	E 0000	FDIV	A 0000	F16	A 0000
FLORO	E 0000	FLTBCD	A 0259	FLTDS	E 0000	FMUL	E 0000	FMUL	E 0000	FMUL	E 0000	F17	A 0000
FREQ1	A 05E0	FROP	A 0029	FSET	E 0000	FSIN	E 0000	FSINH	A 0000	FSINH	A 0000	F18	A 0012
HOUT	A 0000	I2UFF	A 27FE	ININT	A 0420	INSD0	A 0004	INSTR	A 0001	INSTR	A 0004	F19	A 0004
M8H	A 0420	MILSEC	A 0405	M050	A 0505	MELDEL	A 0731	MEST	A 0001	MEST	A 0730	M105	A 0731
OBUFF	A 27F9	O0AMP	A 2724	O0SEC	A 2700	O0SP	A 0000	OY	A 0000	OY	A 0001	OY1	A 0000
OTP2	A 845F	OUTPUT	A 2440	P1	A 0500	P105	A 0501	P145	A 0500	P105	A 0500	OP105	A 0500
PRNGEB	A 2718	POKE0	A 0475	PE00	A 0040	PECPOL	E 0000	PEP1	A 0000	PEP1	A 0000	PEP1	A 0280
REP4	A 020F	PEPS	A 0200	PEPS	A 0200	PEP7	A 0000	PEPTIM	A 0000	PEPTIM	A 0000	PEPSL	A 0000
SETTIM	A 040F	SEVEN	A 0500	STMUL	A 0040	STW	A 0500	STW	A 0500	STW	A 0500	STW	A 0000
STORE	A 0104	SYNINT	A 04F7	TA	A 2705	TE	A 2700	TE	A 2700	TE	A 2700	TE	A 0700
TEMP	A 2713	THREE	A 0505	TIME	A 2747	TIMINT	A 0504	TEMPS	A 0000	TEMPS	A 0000	TEMPS	A 2745
TWO	A 05A2	UNITS	A 0510	UPDATE	A 0570	VELPP	A 2717	VELPP	A 0000	VELPP	A 0000	VELPP	A 0710
YENDE	A 2723	VSOUND	A 2762	WAIT	A 0406	WINTAR	A 2757	WES01	A 0700	WES01	A 0700	WES01	A 0700
YINTAR	A 2773	YTER2	A 2760	YWEITA	A 2762	ZERO	A 0500	ZERO	A 0700	ZERO	A 0700	ZERO	A 0700

ASSEMBLY COMPLETE, NO ERRORS

## REFERENCES

1. Department of National Defence, Statement of Work, Sonar Signal Injector, May 1981.
2. Department of National Defence, AN/SQS 505 Receiver Book.
3. Department of National Defence, AN/SQS 505 Transmitter Book.
4. Blake, L. V., " Radar Range-Performance Analysis ", Lexington Books, 1980.
5. Woppard, B. G., " Microprocessors and Microcomputers ", McGraw Hill Book Company, 1981.
6. Zaks, R., " Microprocessors ", Sybex Incorporated, 1977.
7. Moore, J. B., Makela, L. J., " Structured Fortran with WATFIV ", Prentice-Hall Company.
8. 8080/8085 Floating Point Arithmatic Library User's Manual.
9. MCS-80/85 Family User's Manual, October 1979.
10. SDK-85 System Design Kit User's Manual.
11. 8080/8085 Assembly Language Programming Manual.
12. The TTL Data Book for Design Engineers, Texas Instruments Incorporated.
13. Component Data Catalog, Intel, 1981.
14. Semiconductor Data Library/CMOS, Motorola Semiconductor Products Inc.